70 Commits

Author	SHA1	Message	Date
Thomas Harte	9759a04c7d	Timing fixes: the fetch-decode-execute pattern is now per-page, since that on [DD/FD]CB not only doesn't increment R but doesn't take four cycles, so is probably a normal read cycle. Adjusted timing all around.	2017-05-27 23:54:06 -04:00
Thomas Harte	0d2d04e17b	Seeking proper [F/D]DCB emulation: the offset comes before the final byte of opcode, and adding seems to overlap with the opcode fetch, which does not increment R. Also needs to duplicate the result to visible registers.	2017-05-27 21:06:56 -04:00
Thomas Harte	98423c6e41	Accepted FUSE's view of bits 3 & 5 from BIT and RES, reducing to 623 issues.	2017-05-27 16:19:15 -04:00
Thomas Harte	33c3fa21e3	Fixed (HL)/(In + d) CB page modify instructions. Reducing failures to 672.	2017-05-27 15:54:24 -04:00
Thomas Harte	2141d52794	Corrected typo. Now at 696 failures.	2017-05-27 15:41:26 -04:00
Thomas Harte	16b8021401	Made a stab at the CB pages.	2017-05-27 15:39:22 -04:00
Thomas Harte	151b09b5ca	Fixed various other obvious cases for indexing.	2017-05-26 23:37:17 -04:00
Thomas Harte	9bc2b48d9b	Found a form I like for indexed addressing, applying it only where obvious for now. Which eliminates more than a couple of hundred of remaining failures.	2017-05-26 23:23:33 -04:00
Thomas Harte	ab8a98f1df	Implemented RST.	2017-05-26 07:29:19 -04:00
Thomas Harte	efe354a7b1	Fixed half carry after logical operation.s	2017-05-25 22:55:04 -04:00
Thomas Harte	d50d3fc837	Implemented CPL, SCF and CCF.	2017-05-25 22:51:08 -04:00
Thomas Harte	83ee92af1a	Made DAA work sufficiently well for the FUSE test.	2017-05-25 22:41:05 -04:00
Thomas Harte	ea0ad9fd87	Took a shot at DAA, seemingly not to Fuse's liking though.	2017-05-25 22:17:48 -04:00
Thomas Harte	ff3c60c0e1	Implemented the conditional JRs.	2017-05-25 21:51:30 -04:00
Thomas Harte	399703a471	Implemented JR.	2017-05-25 21:48:28 -04:00
Thomas Harte	82017c4aea	Implemented DJNZ.	2017-05-25 21:44:24 -04:00
Thomas Harte	bdf07c3dc9	Implemented EX AF, AF'.	2017-05-25 21:26:32 -04:00
Thomas Harte	598be24644	Fixed overflow for 8-bit decrementing.	2017-05-25 21:23:38 -04:00
Thomas Harte	c668ff9472	Added incrementing of the refresh register.	2017-05-25 21:01:52 -04:00
Thomas Harte	6575091a78	Fixed Z80's ownership of its fetch-decode-execute program, its habit of scheduling invalidly when hitting an unrecognised operation and the test machine's habit of dereferencing invalidly.	2017-05-22 21:50:34 -04:00
Thomas Harte	9e25d014d2	Made an attempt to log bus activity for comparison with FUSE results.	2017-05-22 19:49:38 -04:00
Thomas Harte	41d5dd8679	Added a memory access delegate to the Z80 all-ram processor, to allow access patterns to be captured.	2017-05-22 19:24:11 -04:00
Thomas Harte	c3ea6dc1f5	Added respect for limiting to the requested number of cycles in the Z80.	2017-05-22 19:15:55 -04:00
Thomas Harte	22afa509ca	Got to a parsing and towards an attempt to run FUSE tests.	2017-05-22 19:14:46 -04:00
Thomas Harte	f2aae72cc2	Fixed the 16-bit ADCs and SBCs, added INC (HL) and DEC (HL). Zexall now enters a seemingly-infinite loop. Which is progress, at least.	2017-05-21 20:43:36 -04:00
Thomas Harte	fe8db1873c	Added 16-bit ADC and SBC table entries; once again extended logging.	2017-05-21 20:32:06 -04:00
Thomas Harte	c66c715ac9	Starts to try to figure out how to implemented the index register pages, but doesn't yet read offsets.	2017-05-21 19:26:40 -04:00
Thomas Harte	5dcfd85642	Added a compact and copy stage for instruction pages, both [mostly] eliminating the mistake of letting static data structures contain pointers to instance storage and opening the door for addition of the DD and FD pages.	2017-05-21 19:15:52 -04:00
Thomas Harte	c70dfe1b09	Implemented the two variations of loading between (nn) and SP.	2017-05-21 13:20:28 -04:00
Thomas Harte	232c591655	Threw in a little macro documentation and a missing macro.	2017-05-21 13:13:21 -04:00
Thomas Harte	790614b544	Added EI and DI.	2017-05-21 12:53:17 -04:00
Thomas Harte	32c032cd97	Implemented a couple of easy-to-add missing base page instructions.	2017-05-21 10:18:43 -04:00
Thomas Harte	e48ee16366	Continued cleaning efforts, added conditional RET.	2017-05-21 10:13:59 -04:00
Thomas Harte	e92d936ce8	Added conditional calls.	2017-05-21 10:03:46 -04:00
Thomas Harte	4e210c5396	Added LD A, (nn).	2017-05-21 10:00:10 -04:00
Thomas Harte	3d3e60b1fc	Implemented LD (HL), r.	2017-05-21 09:56:41 -04:00
Thomas Harte	f3f0e2f1a9	Implemented RRA and RRCA.	2017-05-21 09:52:19 -04:00
Thomas Harte	08206eea56	This logging has outlived its usefulness for now.	2017-05-21 09:47:53 -04:00
Thomas Harte	78296246e8	Added ALU n.	2017-05-21 09:46:18 -04:00
Thomas Harte	85b5dd35b1	Took a shot at 8-bit arithmetic.	2017-05-21 09:43:17 -04:00
Thomas Harte	11cfaa3e3d	Performed light syntactic cleaning on the first part of the base page table, eliminated redundant temporary variables, implemented 8-bit increment and decrement.	2017-05-21 09:17:30 -04:00
Thomas Harte	103c863534	Through temporarily dramatically increased logging, fixed conditional JP.	2017-05-20 23:03:52 -04:00
Thomas Harte	6688f83226	Took a shot at LDIR.	2017-05-20 21:58:24 -04:00
Thomas Harte	01a064dd63	Added an empty ED page.	2017-05-20 17:29:30 -04:00
Thomas Harte	7b234078ae	Implemented EX DE, HL and shuffled to allow instruction pages.	2017-05-20 17:04:25 -04:00
Thomas Harte	add02a7897	Added LD (nn), A, and reduced double logging to single for now.	2017-05-19 23:13:28 -04:00
Thomas Harte	19167df692	Consolidated and filled in AND and XOR.	2017-05-19 23:03:34 -04:00
Thomas Harte	6766845e21	Filled in most of the loads.	2017-05-19 22:57:43 -04:00
Thomas Harte	bc3b5f3e35	Added 16-bit INCs and DECs. Which don't set flags, so are easy.	2017-05-19 22:13:36 -04:00
Thomas Harte	5fe23113ec	Moved RET to the correct place, implemented POP AF.	2017-05-19 22:03:12 -04:00