2021-10-09 01:29:42 +00:00
< HTML >
< HEAD > < TITLE > Place & Route Report< / TITLE >
< STYLE TYPE = "text/css" >
<!--
body,pre{
font-family:'Courier New', monospace;
color: #000000;
font-size:88%;
background-color: #ffffff;
}
h1 {
font-weight: bold;
margin-top: 24px;
margin-bottom: 10px;
border-bottom: 3px solid #000; font-size: 1em;
}
h2 {
font-weight: bold;
margin-top: 18px;
margin-bottom: 5px;
font-size: 0.90em;
}
h3 {
font-weight: bold;
margin-top: 12px;
margin-bottom: 5px;
font-size: 0.80em;
}
p {
font-size:78%;
}
P.Table {
margin-top: 4px;
margin-bottom: 4px;
margin-right: 4px;
margin-left: 4px;
}
table
{
border-width: 1px 1px 1px 1px;
border-style: solid solid solid solid;
border-color: black black black black;
border-collapse: collapse;
}
th {
font-weight:bold;
padding: 4px;
border-width: 1px 1px 1px 1px;
border-style: solid solid solid solid;
border-color: black black black black;
vertical-align:top;
text-align:left;
font-size:78%;
}
td {
padding: 4px;
border-width: 1px 1px 1px 1px;
border-style: solid solid solid solid;
border-color: black black black black;
vertical-align:top;
font-size:78%;
}
a {
color:#013C9A;
text-decoration:none;
}
a:visited {
color:#013C9A;
}
a:hover, a:active {
text-decoration:underline;
color:#5BAFD4;
}
.pass
{
background-color: #00ff00;
}
.fail
{
background-color: #ff0000;
}
.comment
{
font-size: 90%;
font-style: italic;
}
-->
< / STYLE >
< / HEAD >
2023-08-17 01:04:05 +00:00
< PRE > < A name = "Par" > < / A > PAR: Place And Route Diamond (64-bit) 3.12.1.454.
2021-10-09 01:29:42 +00:00
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT& T Corp. All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc. All rights reserved.
Copyright (c) 2001 Agere Systems All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation, All rights reserved.
2024-01-07 02:52:05 +00:00
Sat Nov 18 02:05:57 2023
2021-10-09 01:29:42 +00:00
2023-09-21 09:45:45 +00:00
C:/lscc/diamond/3.12/ispfpga\bin\nt64\par -f RAM2GS_LCMXO2_1200HC_impl1.p2t
RAM2GS_LCMXO2_1200HC_impl1_map.ncd RAM2GS_LCMXO2_1200HC_impl1.dir
RAM2GS_LCMXO2_1200HC_impl1.prf -gui -msgset
//Mac/iCloud/Repos/RAM2GS/CPLD/LCMXO2-1200HC/promote.xml
2021-10-09 01:29:42 +00:00
2023-09-21 09:45:45 +00:00
Preference file: RAM2GS_LCMXO2_1200HC_impl1.prf.
2021-10-09 01:29:42 +00:00
< A name = "par_cts" > < / A > < B > < U > < big > Cost Table Summary< / big > < / U > < / B >
Level/ Number Worst Timing Worst Timing Run NCD
Cost [ncd] Unrouted Slack Score Slack(hold) Score(hold) Time Status
---------- -------- ----- ------ ----------- ----------- ---- ------
2024-01-07 02:52:05 +00:00
5_1 * 0 6.215 0 0.304 0 15 Completed
2021-10-09 01:29:42 +00:00
* : Design saved.
2024-01-07 02:52:05 +00:00
Total (real) run time for 1-seed: 15 secs
2021-10-09 01:29:42 +00:00
par done!
Note: user must run ' Trace' for timing closure signoff.
2023-09-21 09:45:45 +00:00
Lattice Place and Route Report for Design " RAM2GS_LCMXO2_1200HC_impl1_map.ncd"
2024-01-07 02:52:05 +00:00
Sat Nov 18 02:05:57 2023
2021-10-09 01:29:42 +00:00
< A name = "par_best" > < / A > < B > < U > < big > Best Par Run< / big > < / U > < / B >
2023-08-17 01:04:05 +00:00
PAR: Place And Route Diamond (64-bit) 3.12.1.454.
2023-09-21 09:45:45 +00:00
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset //Mac/iCloud/Repos/RAM2GS/CPLD/LCMXO2-1200HC/promote.xml -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF:parASE=1 RAM2GS_LCMXO2_1200HC_impl1_map.ncd RAM2GS_LCMXO2_1200HC_impl1.dir/5_1.ncd RAM2GS_LCMXO2_1200HC_impl1.prf
Preference file: RAM2GS_LCMXO2_1200HC_impl1.prf.
2021-10-09 01:29:42 +00:00
Placement level-cost: 5-1.
Routing Iterations: 6
2023-09-21 09:45:45 +00:00
Loading design for application par from file RAM2GS_LCMXO2_1200HC_impl1_map.ncd.
2021-10-09 01:29:42 +00:00
Design name: RAM2GS
NCD version: 3.3
Vendor: LATTICE
2023-09-21 09:45:45 +00:00
Device: LCMXO2-1200HC
2021-10-09 01:29:42 +00:00
Package: TQFP100
Performance: 4
2023-09-21 09:45:45 +00:00
Loading device for application par from file ' xo2c1200.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status: Final Version 1.44.
2021-10-09 01:29:42 +00:00
Performance Hardware Data Status: Final Version 34.4.
License checked out.
Ignore Preference Error(s): True
< A name = "par_dus" > < / A > < B > < U > < big > Device utilization summary:< / big > < / U > < / B >
2023-11-03 08:26:41 +00:00
PIO (prelim) 64+4(JTAG)/108 63% used
64+4(JTAG)/80 85% bonded
IOLOGIC 26/108 24% used
2021-10-09 01:29:42 +00:00
2024-01-07 02:52:05 +00:00
SLICE 120/640 18% used
2021-10-09 01:29:42 +00:00
EFB 1/1 100% used
2024-01-07 02:52:05 +00:00
Number of Signals: 389
Number of Connections: 1011
2021-10-09 01:29:42 +00:00
Pin Constraint Summary:
2023-11-03 08:26:41 +00:00
64 out of 64 pins locked (100% locked).
2021-10-09 01:29:42 +00:00
2024-01-07 02:52:05 +00:00
The following 2 signals are selected to use the primary clock routing resources:
2023-11-03 08:26:41 +00:00
RCLK_c (driver: RCLK, clk load #: 48)
2023-09-21 09:45:45 +00:00
PHI2_c (driver: PHI2, clk load #: 20)
2021-10-09 01:29:42 +00:00
WARNING - par: Signal " PHI2_c" is selected to use Primary clock resources. However, its driver comp " PHI2" is located at " 8" , which is not a dedicated pin for connecting to Primary clock resources. General routing has to be used to route this signal, and it might suffer from excessive delay or skew.
2024-01-07 02:52:05 +00:00
The following 2 signals are selected to use the secondary clock routing resources:
nCRAS_c (driver: nCRAS, clk load #: 9, sr load #: 0, ce load #: 0)
2023-08-17 01:04:05 +00:00
nCCAS_c (driver: nCCAS, clk load #: 8, sr load #: 0, ce load #: 0)
2021-10-09 01:29:42 +00:00
2024-01-07 02:52:05 +00:00
WARNING - par: Signal " nCRAS_c" is selected to use Secondary clock resources. However, its driver comp " nCRAS" is located at " 17" , which is not a dedicated pin for connecting to Secondary clock resources. General routing has to be used to route this signal, and it might suffer from excessive delay or skew.
2023-08-17 01:04:05 +00:00
WARNING - par: Signal " nCCAS_c" is selected to use Secondary clock resources. However, its driver comp " nCCAS" is located at " 9" , which is not a dedicated pin for connecting to Secondary clock resources. General routing has to be used to route this signal, and it might suffer from excessive delay or skew.
2021-10-09 01:29:42 +00:00
No signal is selected as Global Set/Reset.
Starting Placer Phase 0.
2024-01-07 02:52:05 +00:00
.........
Finished Placer Phase 0. REAL time: 0 secs
2021-10-09 01:29:42 +00:00
Starting Placer Phase 1.
2024-01-07 02:52:05 +00:00
....................
Placer score = 71673.
Finished Placer Phase 1. REAL time: 8 secs
2021-10-09 01:29:42 +00:00
Starting Placer Phase 2.
.
2024-01-07 02:52:05 +00:00
Placer score = 70957
Finished Placer Phase 2. REAL time: 8 secs
2021-10-09 01:29:42 +00:00
< A name = "par_clk" > < / A > < B > < U > < big > Clock Report< / big > < / U > < / B >
Global Clock Resources:
2023-09-21 09:45:45 +00:00
CLK_PIN : 1 out of 8 (12%)
General PIO: 3 out of 108 (2%)
PLL : 0 out of 1 (0%)
2021-10-09 01:29:42 +00:00
DCM : 0 out of 2 (0%)
DCC : 0 out of 8 (0%)
Global Clocks:
2023-11-03 08:26:41 +00:00
PRIMARY " RCLK_c" from comp " RCLK" on CLK_PIN site " 63 (PR5C)" , clk load = 48
2023-09-21 09:45:45 +00:00
PRIMARY " PHI2_c" from comp " PHI2" on PIO site " 8 (PL3D)" , clk load = 20
2024-01-07 02:52:05 +00:00
SECONDARY " nCRAS_c" from comp " nCRAS" on PIO site " 17 (PL8B)" , clk load = 9, ce load = 0, sr load = 0
2023-09-21 09:45:45 +00:00
SECONDARY " nCCAS_c" from comp " nCCAS" on PIO site " 9 (PL4A)" , clk load = 8, ce load = 0, sr load = 0
2021-10-09 01:29:42 +00:00
2024-01-07 02:52:05 +00:00
PRIMARY : 2 out of 8 (25%)
SECONDARY: 2 out of 8 (25%)
2023-09-21 09:45:45 +00:00
Edge Clocks:
No edge clock selected.
2021-10-09 01:29:42 +00:00
I/O Usage Summary (final):
2023-11-03 08:26:41 +00:00
64 + 4(JTAG) out of 108 (63.0%) PIO sites used.
64 + 4(JTAG) out of 80 (85.0%) bonded PIO sites used.
Number of PIO comps: 64; differential: 0.
2021-10-09 01:29:42 +00:00
Number of Vref pins used: 0.
I/O Bank Usage Summary:
+----------+----------------+------------+-----------+
| I/O Bank | Usage | Bank Vccio | Bank Vref |
+----------+----------------+------------+-----------+
| 0 | 13 / 19 ( 68%) | 3.3V | - |
2023-09-21 09:45:45 +00:00
| 1 | 20 / 21 ( 95%) | 3.3V | - |
2023-11-03 08:26:41 +00:00
| 2 | 13 / 20 ( 65%) | 3.3V | - |
2021-10-09 01:29:42 +00:00
| 3 | 18 / 20 ( 90%) | 3.3V | - |
+----------+----------------+------------+-----------+
2024-01-07 02:52:05 +00:00
Total placer CPU time: 8 secs
2021-10-09 01:29:42 +00:00
2023-09-21 09:45:45 +00:00
Dumping design to file RAM2GS_LCMXO2_1200HC_impl1.dir/5_1.ncd.
2021-10-09 01:29:42 +00:00
2024-01-07 02:52:05 +00:00
0 connections routed; 1011 unrouted.
2021-10-09 01:29:42 +00:00
Starting router resource preassignment
2024-01-07 02:52:05 +00:00
Completed router resource preassignment. Real time: 13 secs
2021-10-09 01:29:42 +00:00
2024-01-07 02:52:05 +00:00
Start NBR router at 02:06:10 11/18/23
2021-10-09 01:29:42 +00:00
*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
in the earlier iterations. In each iteration, it tries to
solve the conflicts while keeping the critical connections
routed as short as possible. The routing process is said to
be completed when no conflicts exist and all connections
are routed.
Note: NBR uses a different method to calculate timing slacks. The
worst slack and total negative slack may not be the same as
that in TRCE report. You should always run TRCE to verify
your design.
*****************************************************************
2024-01-07 02:52:05 +00:00
Start NBR special constraint process at 02:06:10 11/18/23
2021-10-09 01:29:42 +00:00
2024-01-07 02:52:05 +00:00
Start NBR section for initial routing at 02:06:11 11/18/23
2021-10-09 01:29:42 +00:00
Level 1, iteration 1
2024-01-07 02:52:05 +00:00
0(0.00%) conflict; 814(80.51%) untouched conns; 0 (nbr) score;
Estimated worst slack/total negative slack< setup> : 5.987ns/0.000ns; real time: 14 secs
2021-10-09 01:29:42 +00:00
Level 2, iteration 1
2024-01-07 02:52:05 +00:00
0(0.00%) conflict; 803(79.43%) untouched conns; 0 (nbr) score;
Estimated worst slack/total negative slack< setup> : 6.236ns/0.000ns; real time: 14 secs
2021-10-09 01:29:42 +00:00
Level 3, iteration 1
2024-01-07 02:52:05 +00:00
0(0.00%) conflict; 803(79.43%) untouched conns; 0 (nbr) score;
Estimated worst slack/total negative slack< setup> : 5.836ns/0.000ns; real time: 14 secs
2021-10-09 01:29:42 +00:00
Level 4, iteration 1
2024-01-07 02:52:05 +00:00
16(0.02%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score;
Estimated worst slack/total negative slack< setup> : 6.236ns/0.000ns; real time: 14 secs
2021-10-09 01:29:42 +00:00
Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area at 75% usage is 0 (0.00%)
2024-01-07 02:52:05 +00:00
Start NBR section for normal routing at 02:06:11 11/18/23
2021-10-09 01:29:42 +00:00
Level 4, iteration 1
2024-01-07 02:52:05 +00:00
3(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score;
Estimated worst slack/total negative slack< setup> : 6.222ns/0.000ns; real time: 14 secs
2021-10-09 01:29:42 +00:00
Level 4, iteration 2
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score;
2024-01-07 02:52:05 +00:00
Estimated worst slack/total negative slack< setup> : 6.215ns/0.000ns; real time: 14 secs
2021-10-09 01:29:42 +00:00
2024-01-07 02:52:05 +00:00
Start NBR section for setup/hold timing optimization with effort level 3 at 02:06:11 11/18/23
2021-10-09 01:29:42 +00:00
2024-01-07 02:52:05 +00:00
Start NBR section for re-routing at 02:06:11 11/18/23
2021-10-09 01:29:42 +00:00
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score;
2024-01-07 02:52:05 +00:00
Estimated worst slack/total negative slack< setup> : 6.215ns/0.000ns; real time: 14 secs
2021-10-09 01:29:42 +00:00
2024-01-07 02:52:05 +00:00
Start NBR section for post-routing at 02:06:11 11/18/23
2021-10-09 01:29:42 +00:00
End NBR router with 0 unrouted connection
NBR Summary
-----------
Number of unrouted connections : 0 (0.00%)
Number of connections with timing violations : 0 (0.00%)
2024-01-07 02:52:05 +00:00
Estimated worst slack< setup> : 6.215ns
2021-10-09 01:29:42 +00:00
Timing score< setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.
2024-01-07 02:52:05 +00:00
Total CPU time 14 secs
Total REAL time: 15 secs
2021-10-09 01:29:42 +00:00
Completely routed.
2024-01-07 02:52:05 +00:00
End of route. 1011 routed (100.00%); 0 unrouted.
2021-10-09 01:29:42 +00:00
Hold time timing score: 0, hold timing errors: 0
Timing score: 0
2023-09-21 09:45:45 +00:00
Dumping design to file RAM2GS_LCMXO2_1200HC_impl1.dir/5_1.ncd.
2021-10-09 01:29:42 +00:00
All signals are completely routed.
PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
2024-01-07 02:52:05 +00:00
PAR_SUMMARY::Worst slack< setup/< ns> > = 6.215
2021-10-09 01:29:42 +00:00
PAR_SUMMARY::Timing score< setup/< ns> > = 0.000
2023-08-20 11:10:11 +00:00
PAR_SUMMARY::Worst slack< hold /< ns> > = 0.304
2021-10-09 01:29:42 +00:00
PAR_SUMMARY::Timing score< hold /< ns> > = 0.000
PAR_SUMMARY::Number of errors = 0
2024-01-07 02:52:05 +00:00
Total CPU time to completion: 15 secs
Total REAL time to completion: 15 secs
2021-10-09 01:29:42 +00:00
par done!
Note: user must run ' Trace' for timing closure signoff.
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT& T Corp. All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc. All rights reserved.
Copyright (c) 2001 Agere Systems All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation, All rights reserved.
< BR >
< BR >
< BR >
< BR >
< BR >
< BR >
< BR >
< BR >
< BR >
< BR >
< BR >
< BR >
< BR >
< BR >
< BR >
< BR >
< BR >
< BR >
< BR >
< BR >
< BR >
< BR >
< BR >
< BR >
< BR >
< BR >
< BR >
< BR >
< BR >
< BR >
< BR >
< BR >
< BR >
< BR >
< BR >
< BR >
< BR >
< BR >
< BR >
< BR >
< BR >
< BR >
< BR >
< BR >
< BR >
< BR >
< BR >
< BR >
< BR >
< BR >
< / PRE > < / FONT >
< / BODY >
< / HTML >
