Thomas Harte
|
5778e92e70
|
Adapt MOVE, DIV, MUL, OR.
|
2022-04-25 15:43:25 -04:00 |
|
Thomas Harte
|
3268ea42ff
|
Translate SUB, PEA.
|
2022-04-25 12:41:41 -04:00 |
|
Thomas Harte
|
1538500903
|
Add enough to make AND masks the default case.
|
2022-04-25 12:30:44 -04:00 |
|
Thomas Harte
|
6ca30a16ca
|
Update JMP, JSR.
|
2022-04-25 12:05:07 -04:00 |
|
Thomas Harte
|
e6dc2e0d31
|
Add EXG, EXT.
|
2022-04-25 11:49:14 -04:00 |
|
Thomas Harte
|
9bbd1390c1
|
Add new-style validation of EORI to CCR, move EXG decoding into page navigation.
|
2022-04-25 11:43:30 -04:00 |
|
Thomas Harte
|
27f8db6e8b
|
Update DBcc, DIVU/DIVS, EOR.
|
2022-04-25 09:49:18 -04:00 |
|
Thomas Harte
|
dda0c0e097
|
Update CMPM, CMPI.
|
2022-04-25 09:39:22 -04:00 |
|
Thomas Harte
|
f5ea5c26a3
|
Translate CHK, CLR, CMP, CMPA.
|
2022-04-24 21:05:00 -04:00 |
|
Thomas Harte
|
d01fa96177
|
Port BSR, BTST.
|
2022-04-24 20:49:41 -04:00 |
|
Thomas Harte
|
03caa53863
|
Translate BSET.
|
2022-04-24 19:58:10 -04:00 |
|
Thomas Harte
|
4f4a2e6d92
|
Translate ASL, ASR, Bcc, BCHG, BCLR.
|
2022-04-24 19:53:54 -04:00 |
|
Thomas Harte
|
87178ed725
|
Port AND.
|
2022-04-24 15:12:18 -04:00 |
|
Thomas Harte
|
94e5436f6e
|
Attempt a more compact retelling.
|
2022-04-24 14:47:14 -04:00 |
|
Thomas Harte
|
b965f2053a
|
Start experimenting with a simple AND for operand validation.
|
2022-04-24 10:43:06 -04:00 |
|
Thomas Harte
|
edee078f0a
|
Eliminate last set of failures.
|
2022-04-22 20:57:45 -04:00 |
|
Thomas Harte
|
d4b766bf3f
|
Introduce directional ADD/SUB/AND/OR.
Just 512 failures to go.
|
2022-04-22 20:37:09 -04:00 |
|
Thomas Harte
|
72772c9a83
|
Remove branch from combined_mode .
On x86 it was probably only a conditional move, but this is fine.
|
2022-04-22 15:11:41 -04:00 |
|
Thomas Harte
|
4c806d7c51
|
Tidy up slightly, ahead of a final push to getting complete test success.
After which I can start undoing style errors.
|
2022-04-22 14:51:25 -04:00 |
|
Thomas Harte
|
96afcb7a43
|
Introduce remainder of tests.
|
2022-04-22 14:33:43 -04:00 |
|
Thomas Harte
|
efeee5160e
|
Add tests for RTE, RTR, TRAP, TRAPV, CHK.
|
2022-04-22 10:06:39 -04:00 |
|
Thomas Harte
|
06fb502047
|
Add MUL/DIV tests and exclusions.
|
2022-04-22 09:47:16 -04:00 |
|
Thomas Harte
|
977192f480
|
Resolve D-page decoding errors.
In particular: that I'd overlooked CMPM, and was treating NOT as two-operand.
|
2022-04-22 09:24:16 -04:00 |
|
Thomas Harte
|
cf66d9d38d
|
Add failing tests for EOR, NOT, OR; disambiguate EOR vs CMP.
|
2022-04-21 20:36:04 -04:00 |
|
Thomas Harte
|
25eeff8fc5
|
Correct CMP decoding, correct AND as far as asymmetry of Dn, Dn.
|
2022-04-21 20:14:52 -04:00 |
|
Thomas Harte
|
bf9fc0ae96
|
Correct decoding of BSR.
|
2022-04-21 16:24:34 -04:00 |
|
Thomas Harte
|
a8a1a74b79
|
Correct BSRb quick value.
|
2022-04-21 16:13:06 -04:00 |
|
Thomas Harte
|
549e440f7c
|
Add 'quick' decoding and testing.
|
2022-04-21 16:05:00 -04:00 |
|
Thomas Harte
|
45c02c31f8
|
Add MOVEM exclusions.
|
2022-04-21 15:47:34 -04:00 |
|
Thomas Harte
|
b6b092d124
|
Add tests, exclusions for rest of shift/roll group.
|
2022-04-21 11:26:56 -04:00 |
|
Thomas Harte
|
3af93ada6f
|
Test and correct Bcc, BSR, CLR, NEGX, NEG.
|
2022-04-20 20:19:56 -04:00 |
|
Thomas Harte
|
dc16928f74
|
Add appropriate exclusions for JSR, JMP, Scc.
|
2022-04-20 16:56:26 -04:00 |
|
Thomas Harte
|
80ff146620
|
Add CMP, CMPA and TST tests and exclusions.
|
2022-04-20 16:29:45 -04:00 |
|
Thomas Harte
|
d4fe9d8166
|
Complete BTST/etc exclusions.
|
2022-04-20 16:16:24 -04:00 |
|
Thomas Harte
|
85a0af03c1
|
Import more standard JSON; start validating.
|
2022-04-20 09:17:00 -04:00 |
|
Thomas Harte
|
dc43f5605b
|
Give MOVEPs precedence.
|
2022-04-20 08:40:56 -04:00 |
|
Thomas Harte
|
fab064641f
|
Add Move[to/from][SR/CCR/USP] tests, correct decodings.
|
2022-04-20 07:59:13 -04:00 |
|
Thomas Harte
|
316e9681cc
|
Weed out false PEAs.
|
2022-04-19 20:34:08 -04:00 |
|
Thomas Harte
|
4181313cc6
|
Correct decoding of SWAP.
|
2022-04-19 20:28:00 -04:00 |
|
Thomas Harte
|
6aabc5e7b0
|
Test LEA, PEA, add name for MOVEq.
|
2022-04-19 19:45:51 -04:00 |
|
Thomas Harte
|
343a8e0192
|
Resolve wrong-headed mapping of LEA to MOVEAl.
|
2022-04-19 19:36:21 -04:00 |
|
Thomas Harte
|
ef87d09cfa
|
Clear up MOVEs, fail on MOVEAs.
|
2022-04-19 17:13:23 -04:00 |
|
Thomas Harte
|
d21c67f237
|
Don't permit byte move from address register.
|
2022-04-19 16:49:26 -04:00 |
|
Thomas Harte
|
de40fed248
|
Test MOVEs and add operand validation.
|
2022-04-19 16:31:03 -04:00 |
|
Thomas Harte
|
76d7e0e1f8
|
Test and correct SUBs.
|
2022-04-19 16:27:20 -04:00 |
|
Thomas Harte
|
1f585d67b6
|
ADDA: correct decoding, add validation.
|
2022-04-19 14:43:01 -04:00 |
|
Thomas Harte
|
5b22e94a4b
|
Map invalid reg+mode combinations to AddressingMode::None; add validation of ADDs and decoding of ADDX.
|
2022-04-19 14:36:36 -04:00 |
|
Thomas Harte
|
7749aef6b6
|
Improve const correctness.
|
2022-04-19 14:35:40 -04:00 |
|
Thomas Harte
|
5de8fb0d08
|
Disallow four illegal NBCD addressing modes.
|
2022-04-19 09:59:02 -04:00 |
|
Thomas Harte
|
19f7335926
|
Add post validation step.
|
2022-04-19 09:44:02 -04:00 |
|