2002-12-16 14:37:00 +00:00
|
|
|
//===-- RegAllocSimple.cpp - A simple generic register allocator ----------===//
|
2005-04-21 22:36:52 +00:00
|
|
|
//
|
2003-10-20 19:43:21 +00:00
|
|
|
// The LLVM Compiler Infrastructure
|
|
|
|
//
|
2007-12-29 20:36:04 +00:00
|
|
|
// This file is distributed under the University of Illinois Open Source
|
|
|
|
// License. See LICENSE.TXT for details.
|
2005-04-21 22:36:52 +00:00
|
|
|
//
|
2003-10-20 19:43:21 +00:00
|
|
|
//===----------------------------------------------------------------------===//
|
2002-11-22 22:44:32 +00:00
|
|
|
//
|
2002-12-28 20:42:14 +00:00
|
|
|
// This file implements a simple register allocator. *Very* simple: It immediate
|
|
|
|
// spills every value right after it is computed, and it reloads all used
|
|
|
|
// operands from the spill area to temporary registers before each instruction.
|
|
|
|
// It does not keep values in registers across instructions.
|
2002-11-22 22:44:32 +00:00
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
2003-08-03 21:47:31 +00:00
|
|
|
#define DEBUG_TYPE "regalloc"
|
2003-01-13 00:26:08 +00:00
|
|
|
#include "llvm/CodeGen/Passes.h"
|
2002-12-28 20:42:14 +00:00
|
|
|
#include "llvm/CodeGen/MachineFunctionPass.h"
|
2002-12-15 18:19:24 +00:00
|
|
|
#include "llvm/CodeGen/MachineInstr.h"
|
2002-12-28 21:08:26 +00:00
|
|
|
#include "llvm/CodeGen/MachineFrameInfo.h"
|
2007-12-31 04:13:23 +00:00
|
|
|
#include "llvm/CodeGen/MachineRegisterInfo.h"
|
2006-08-02 12:30:23 +00:00
|
|
|
#include "llvm/CodeGen/RegAllocRegistry.h"
|
2003-01-14 22:00:31 +00:00
|
|
|
#include "llvm/Target/TargetInstrInfo.h"
|
2002-11-22 22:44:32 +00:00
|
|
|
#include "llvm/Target/TargetMachine.h"
|
2004-09-01 22:55:40 +00:00
|
|
|
#include "llvm/Support/Debug.h"
|
2006-08-27 12:54:02 +00:00
|
|
|
#include "llvm/Support/Compiler.h"
|
2004-09-01 22:55:40 +00:00
|
|
|
#include "llvm/ADT/Statistic.h"
|
|
|
|
#include "llvm/ADT/STLExtras.h"
|
2004-02-15 21:38:28 +00:00
|
|
|
using namespace llvm;
|
2003-11-11 22:41:34 +00:00
|
|
|
|
2006-12-19 22:41:21 +00:00
|
|
|
STATISTIC(NumStores, "Number of stores added");
|
|
|
|
STATISTIC(NumLoads , "Number of loads added");
|
2002-12-15 20:36:09 +00:00
|
|
|
|
2006-12-19 22:41:21 +00:00
|
|
|
namespace {
|
2006-08-01 14:21:23 +00:00
|
|
|
static RegisterRegAlloc
|
|
|
|
simpleRegAlloc("simple", " simple register allocator",
|
|
|
|
createSimpleRegisterAllocator);
|
|
|
|
|
2006-06-28 22:17:39 +00:00
|
|
|
class VISIBILITY_HIDDEN RegAllocSimple : public MachineFunctionPass {
|
2007-05-01 21:15:47 +00:00
|
|
|
public:
|
2007-05-03 01:11:54 +00:00
|
|
|
static char ID;
|
2007-05-01 21:15:47 +00:00
|
|
|
RegAllocSimple() : MachineFunctionPass((intptr_t)&ID) {}
|
|
|
|
private:
|
2002-11-22 22:44:32 +00:00
|
|
|
MachineFunction *MF;
|
2002-12-28 20:42:14 +00:00
|
|
|
const TargetMachine *TM;
|
2007-12-31 04:13:23 +00:00
|
|
|
const MRegisterInfo *MRI;
|
2005-04-21 22:36:52 +00:00
|
|
|
|
2002-12-28 20:42:14 +00:00
|
|
|
// StackSlotForVirtReg - Maps SSA Regs => frame index on the stack where
|
|
|
|
// these values are spilled
|
|
|
|
std::map<unsigned, int> StackSlotForVirtReg;
|
2002-11-22 22:44:32 +00:00
|
|
|
|
2002-12-28 20:42:14 +00:00
|
|
|
// RegsUsed - Keep track of what registers are currently in use. This is a
|
|
|
|
// bitset.
|
|
|
|
std::vector<bool> RegsUsed;
|
2002-12-15 20:36:09 +00:00
|
|
|
|
|
|
|
// RegClassIdx - Maps RegClass => which index we can take a register
|
|
|
|
// from. Since this is a simple register allocator, when we need a register
|
|
|
|
// of a certain class, we just take the next available one.
|
2002-11-22 22:44:32 +00:00
|
|
|
std::map<const TargetRegisterClass*, unsigned> RegClassIdx;
|
|
|
|
|
2002-12-15 20:36:09 +00:00
|
|
|
public:
|
2002-12-15 21:13:12 +00:00
|
|
|
virtual const char *getPassName() const {
|
|
|
|
return "Simple Register Allocator";
|
|
|
|
}
|
|
|
|
|
2002-12-15 20:36:09 +00:00
|
|
|
/// runOnMachineFunction - Register allocate the whole function
|
|
|
|
bool runOnMachineFunction(MachineFunction &Fn);
|
|
|
|
|
2003-01-13 00:26:08 +00:00
|
|
|
virtual void getAnalysisUsage(AnalysisUsage &AU) const {
|
|
|
|
AU.addRequiredID(PHIEliminationID); // Eliminate PHI nodes
|
|
|
|
MachineFunctionPass::getAnalysisUsage(AU);
|
|
|
|
}
|
2002-12-28 20:42:14 +00:00
|
|
|
private:
|
2002-12-15 20:36:09 +00:00
|
|
|
/// AllocateBasicBlock - Register allocate the specified basic block.
|
|
|
|
void AllocateBasicBlock(MachineBasicBlock &MBB);
|
|
|
|
|
2002-12-15 22:19:19 +00:00
|
|
|
/// getStackSpaceFor - This returns the offset of the specified virtual
|
2003-08-18 14:43:39 +00:00
|
|
|
/// register on the stack, allocating space if necessary.
|
2002-12-28 20:42:14 +00:00
|
|
|
int getStackSpaceFor(unsigned VirtReg, const TargetRegisterClass *RC);
|
2002-12-02 21:11:58 +00:00
|
|
|
|
2002-12-15 22:19:19 +00:00
|
|
|
/// Given a virtual register, return a compatible physical register that is
|
|
|
|
/// currently unused.
|
2002-12-15 20:36:09 +00:00
|
|
|
///
|
2002-11-22 22:44:32 +00:00
|
|
|
/// Side effect: marks that register as being used until manually cleared
|
2002-12-15 20:36:09 +00:00
|
|
|
///
|
2002-11-22 22:44:32 +00:00
|
|
|
unsigned getFreeReg(unsigned virtualReg);
|
|
|
|
|
|
|
|
/// Moves value from memory into that register
|
2002-12-15 23:01:26 +00:00
|
|
|
unsigned reloadVirtReg(MachineBasicBlock &MBB,
|
2004-02-23 04:12:30 +00:00
|
|
|
MachineBasicBlock::iterator I, unsigned VirtReg);
|
2002-11-22 22:44:32 +00:00
|
|
|
|
|
|
|
/// Saves reg value on the stack (maps virtual register to stack value)
|
2004-02-23 04:12:30 +00:00
|
|
|
void spillVirtReg(MachineBasicBlock &MBB, MachineBasicBlock::iterator I,
|
2002-12-15 23:01:26 +00:00
|
|
|
unsigned VirtReg, unsigned PhysReg);
|
2002-11-22 22:44:32 +00:00
|
|
|
};
|
2007-05-03 01:11:54 +00:00
|
|
|
char RegAllocSimple::ID = 0;
|
2002-12-13 10:42:31 +00:00
|
|
|
}
|
2002-11-22 22:44:32 +00:00
|
|
|
|
2002-12-15 22:19:19 +00:00
|
|
|
/// getStackSpaceFor - This allocates space for the specified virtual
|
2002-12-15 19:51:14 +00:00
|
|
|
/// register to be held on the stack.
|
2002-12-28 20:42:14 +00:00
|
|
|
int RegAllocSimple::getStackSpaceFor(unsigned VirtReg,
|
2005-04-22 04:01:18 +00:00
|
|
|
const TargetRegisterClass *RC) {
|
2002-12-15 22:19:19 +00:00
|
|
|
// Find the location VirtReg would belong...
|
2002-12-28 20:42:14 +00:00
|
|
|
std::map<unsigned, int>::iterator I =
|
|
|
|
StackSlotForVirtReg.lower_bound(VirtReg);
|
2002-12-15 22:19:19 +00:00
|
|
|
|
2002-12-28 20:42:14 +00:00
|
|
|
if (I != StackSlotForVirtReg.end() && I->first == VirtReg)
|
2002-12-15 22:19:19 +00:00
|
|
|
return I->second; // Already has space allocated?
|
|
|
|
|
2002-12-28 20:42:14 +00:00
|
|
|
// Allocate a new stack object for this spill location...
|
2004-08-15 22:02:22 +00:00
|
|
|
int FrameIdx = MF->getFrameInfo()->CreateStackObject(RC->getSize(),
|
|
|
|
RC->getAlignment());
|
2005-04-21 22:36:52 +00:00
|
|
|
|
2002-12-15 22:19:19 +00:00
|
|
|
// Assign the slot...
|
2002-12-28 20:42:14 +00:00
|
|
|
StackSlotForVirtReg.insert(I, std::make_pair(VirtReg, FrameIdx));
|
|
|
|
|
|
|
|
return FrameIdx;
|
2002-12-02 21:11:58 +00:00
|
|
|
}
|
|
|
|
|
2002-11-22 22:44:32 +00:00
|
|
|
unsigned RegAllocSimple::getFreeReg(unsigned virtualReg) {
|
2007-12-31 04:13:23 +00:00
|
|
|
const TargetRegisterClass* RC = MF->getRegInfo().getRegClass(virtualReg);
|
2002-12-28 20:42:14 +00:00
|
|
|
TargetRegisterClass::iterator RI = RC->allocation_order_begin(*MF);
|
|
|
|
TargetRegisterClass::iterator RE = RC->allocation_order_end(*MF);
|
|
|
|
|
|
|
|
while (1) {
|
2005-04-21 22:36:52 +00:00
|
|
|
unsigned regIdx = RegClassIdx[RC]++;
|
2002-12-28 20:42:14 +00:00
|
|
|
assert(RI+regIdx != RE && "Not enough registers!");
|
|
|
|
unsigned PhysReg = *(RI+regIdx);
|
2005-04-21 22:36:52 +00:00
|
|
|
|
2005-01-23 22:55:45 +00:00
|
|
|
if (!RegsUsed[PhysReg]) {
|
2007-12-31 04:13:23 +00:00
|
|
|
MF->getRegInfo().setPhysRegUsed(PhysReg);
|
2002-12-28 20:42:14 +00:00
|
|
|
return PhysReg;
|
2005-01-23 22:55:45 +00:00
|
|
|
}
|
2002-12-28 20:42:14 +00:00
|
|
|
}
|
2002-11-22 22:44:32 +00:00
|
|
|
}
|
|
|
|
|
2002-12-15 23:01:26 +00:00
|
|
|
unsigned RegAllocSimple::reloadVirtReg(MachineBasicBlock &MBB,
|
2004-02-23 04:12:30 +00:00
|
|
|
MachineBasicBlock::iterator I,
|
2002-12-15 23:01:26 +00:00
|
|
|
unsigned VirtReg) {
|
2007-12-31 04:13:23 +00:00
|
|
|
const TargetRegisterClass* RC = MF->getRegInfo().getRegClass(VirtReg);
|
2002-12-28 20:42:14 +00:00
|
|
|
int FrameIdx = getStackSpaceFor(VirtReg, RC);
|
2002-12-15 23:01:26 +00:00
|
|
|
unsigned PhysReg = getFreeReg(VirtReg);
|
2002-11-22 22:44:32 +00:00
|
|
|
|
2002-12-02 21:11:58 +00:00
|
|
|
// Add move instruction(s)
|
2004-02-19 06:19:09 +00:00
|
|
|
++NumLoads;
|
2008-01-01 21:11:32 +00:00
|
|
|
const TargetInstrInfo* TII = MBB.getParent()->getTarget().getInstrInfo();
|
|
|
|
TII->loadRegFromStackSlot(MBB, I, PhysReg, FrameIdx, RC);
|
2002-12-15 23:01:26 +00:00
|
|
|
return PhysReg;
|
2002-11-22 22:44:32 +00:00
|
|
|
}
|
|
|
|
|
2002-12-15 23:01:26 +00:00
|
|
|
void RegAllocSimple::spillVirtReg(MachineBasicBlock &MBB,
|
2004-02-23 04:12:30 +00:00
|
|
|
MachineBasicBlock::iterator I,
|
2002-12-28 20:42:14 +00:00
|
|
|
unsigned VirtReg, unsigned PhysReg) {
|
2007-12-31 04:13:23 +00:00
|
|
|
const TargetRegisterClass* RC = MF->getRegInfo().getRegClass(VirtReg);
|
2008-01-01 21:11:32 +00:00
|
|
|
const TargetInstrInfo* TII = MBB.getParent()->getTarget().getInstrInfo();
|
|
|
|
|
2002-12-28 20:42:14 +00:00
|
|
|
int FrameIdx = getStackSpaceFor(VirtReg, RC);
|
2002-12-02 21:11:58 +00:00
|
|
|
|
2002-11-22 22:44:32 +00:00
|
|
|
// Add move instruction(s)
|
2004-02-19 06:19:09 +00:00
|
|
|
++NumStores;
|
2008-01-01 21:11:32 +00:00
|
|
|
TII->storeRegToStackSlot(MBB, I, PhysReg, true, FrameIdx, RC);
|
2002-11-22 22:44:32 +00:00
|
|
|
}
|
|
|
|
|
2002-12-03 23:15:19 +00:00
|
|
|
|
2002-12-15 19:51:14 +00:00
|
|
|
void RegAllocSimple::AllocateBasicBlock(MachineBasicBlock &MBB) {
|
2002-12-15 21:33:51 +00:00
|
|
|
// loop over each instruction
|
2004-02-12 02:27:10 +00:00
|
|
|
for (MachineBasicBlock::iterator MI = MBB.begin(); MI != MBB.end(); ++MI) {
|
2002-12-15 21:24:30 +00:00
|
|
|
// Made to combat the incorrect allocation of r2 = add r1, r1
|
2002-12-15 22:19:19 +00:00
|
|
|
std::map<unsigned, unsigned> Virt2PhysRegMap;
|
2002-12-15 21:24:30 +00:00
|
|
|
|
2007-12-31 04:13:23 +00:00
|
|
|
RegsUsed.resize(MRI->getNumRegs());
|
2005-04-21 22:36:52 +00:00
|
|
|
|
2005-01-23 22:55:45 +00:00
|
|
|
// This is a preliminary pass that will invalidate any registers that are
|
|
|
|
// used by the instruction (including implicit uses).
|
2002-12-28 20:42:14 +00:00
|
|
|
unsigned Opcode = MI->getOpcode();
|
2004-06-02 05:57:12 +00:00
|
|
|
const TargetInstrDescriptor &Desc = TM->getInstrInfo()->get(Opcode);
|
2005-01-23 22:55:45 +00:00
|
|
|
const unsigned *Regs;
|
2006-07-21 21:15:20 +00:00
|
|
|
if (Desc.ImplicitUses) {
|
|
|
|
for (Regs = Desc.ImplicitUses; *Regs; ++Regs)
|
|
|
|
RegsUsed[*Regs] = true;
|
|
|
|
}
|
2005-04-21 22:36:52 +00:00
|
|
|
|
2006-07-21 21:15:20 +00:00
|
|
|
if (Desc.ImplicitDefs) {
|
|
|
|
for (Regs = Desc.ImplicitDefs; *Regs; ++Regs) {
|
|
|
|
RegsUsed[*Regs] = true;
|
2007-12-31 04:13:23 +00:00
|
|
|
MF->getRegInfo().setPhysRegUsed(*Regs);
|
2006-07-21 21:15:20 +00:00
|
|
|
}
|
2005-01-23 22:55:45 +00:00
|
|
|
}
|
2005-04-21 22:36:52 +00:00
|
|
|
|
2005-01-23 22:55:45 +00:00
|
|
|
// Loop over uses, move from memory into registers.
|
2002-12-15 19:51:14 +00:00
|
|
|
for (int i = MI->getNumOperands() - 1; i >= 0; --i) {
|
|
|
|
MachineOperand &op = MI->getOperand(i);
|
2005-04-21 22:36:52 +00:00
|
|
|
|
2004-03-16 01:45:55 +00:00
|
|
|
if (op.isRegister() && op.getReg() &&
|
|
|
|
MRegisterInfo::isVirtualRegister(op.getReg())) {
|
2004-02-13 21:01:20 +00:00
|
|
|
unsigned virtualReg = (unsigned) op.getReg();
|
2006-11-28 22:48:48 +00:00
|
|
|
DOUT << "op: " << op << "\n";
|
|
|
|
DOUT << "\t inst[" << i << "]: ";
|
2006-12-07 20:28:15 +00:00
|
|
|
DEBUG(MI->print(*cerr.stream(), TM));
|
2005-04-21 22:36:52 +00:00
|
|
|
|
2002-12-15 19:51:14 +00:00
|
|
|
// make sure the same virtual register maps to the same physical
|
|
|
|
// register in any given instruction
|
2002-12-15 22:19:19 +00:00
|
|
|
unsigned physReg = Virt2PhysRegMap[virtualReg];
|
|
|
|
if (physReg == 0) {
|
2003-12-14 13:24:17 +00:00
|
|
|
if (op.isDef()) {
|
2006-12-08 18:45:48 +00:00
|
|
|
int TiedOp = MI->getInstrDescriptor()->findTiedToSrcOperand(i);
|
2006-11-01 23:06:55 +00:00
|
|
|
if (TiedOp == -1) {
|
2004-02-15 21:38:28 +00:00
|
|
|
physReg = getFreeReg(virtualReg);
|
|
|
|
} else {
|
2006-11-01 23:06:55 +00:00
|
|
|
// must be same register number as the source operand that is
|
|
|
|
// tied to. This maps a = b + c into b = b + c, and saves b into
|
|
|
|
// a's spot.
|
|
|
|
assert(MI->getOperand(TiedOp).isRegister() &&
|
|
|
|
MI->getOperand(TiedOp).getReg() &&
|
|
|
|
MI->getOperand(TiedOp).isUse() &&
|
2002-12-15 21:02:20 +00:00
|
|
|
"Two address instruction invalid!");
|
|
|
|
|
2006-11-01 23:06:55 +00:00
|
|
|
physReg = MI->getOperand(TiedOp).getReg();
|
2002-12-12 23:20:31 +00:00
|
|
|
}
|
2004-02-23 04:12:30 +00:00
|
|
|
spillVirtReg(MBB, next(MI), virtualReg, physReg);
|
2002-12-15 19:51:14 +00:00
|
|
|
} else {
|
2004-02-12 02:27:10 +00:00
|
|
|
physReg = reloadVirtReg(MBB, MI, virtualReg);
|
2002-12-15 23:01:26 +00:00
|
|
|
Virt2PhysRegMap[virtualReg] = physReg;
|
2002-12-02 21:11:58 +00:00
|
|
|
}
|
2002-11-22 22:44:32 +00:00
|
|
|
}
|
2006-05-04 17:52:23 +00:00
|
|
|
MI->getOperand(i).setReg(physReg);
|
2006-11-28 22:48:48 +00:00
|
|
|
DOUT << "virt: " << virtualReg << ", phys: " << op.getReg() << "\n";
|
2002-11-22 22:44:32 +00:00
|
|
|
}
|
|
|
|
}
|
2002-12-28 20:42:14 +00:00
|
|
|
RegClassIdx.clear();
|
|
|
|
RegsUsed.clear();
|
2002-12-17 04:19:40 +00:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
|
2002-12-15 20:36:09 +00:00
|
|
|
/// runOnMachineFunction - Register allocate the whole function
|
|
|
|
///
|
2002-12-15 19:51:14 +00:00
|
|
|
bool RegAllocSimple::runOnMachineFunction(MachineFunction &Fn) {
|
2006-11-28 22:48:48 +00:00
|
|
|
DOUT << "Machine Function\n";
|
2002-12-15 19:51:14 +00:00
|
|
|
MF = &Fn;
|
2002-12-28 20:42:14 +00:00
|
|
|
TM = &MF->getTarget();
|
2007-12-31 04:13:23 +00:00
|
|
|
MRI = TM->getRegisterInfo();
|
2002-12-15 19:51:14 +00:00
|
|
|
|
2002-12-15 22:19:19 +00:00
|
|
|
// Loop over all of the basic blocks, eliminating virtual register references
|
2002-12-15 19:51:14 +00:00
|
|
|
for (MachineFunction::iterator MBB = Fn.begin(), MBBe = Fn.end();
|
|
|
|
MBB != MBBe; ++MBB)
|
|
|
|
AllocateBasicBlock(*MBB);
|
2002-11-22 22:44:32 +00:00
|
|
|
|
2002-12-28 20:42:14 +00:00
|
|
|
StackSlotForVirtReg.clear();
|
2002-12-15 22:19:19 +00:00
|
|
|
return true;
|
2002-11-22 22:44:32 +00:00
|
|
|
}
|
|
|
|
|
2004-02-15 21:38:28 +00:00
|
|
|
FunctionPass *llvm::createSimpleRegisterAllocator() {
|
2002-12-28 20:42:14 +00:00
|
|
|
return new RegAllocSimple();
|
2002-11-22 22:44:32 +00:00
|
|
|
}
|