Apple-II-Gate-Level-Xilinx-.../AppleIIGateSch
2018-06-07 15:07:39 -07:00
..
iseconfig Add files via upload 2018-06-07 15:07:39 -07:00
AppleIIGateSch.gise Add files via upload 2018-06-07 15:07:39 -07:00
AppleIIGateSch.xise Add files via upload 2018-06-07 15:07:39 -07:00
chip74LS153_tb.v Add files via upload 2018-06-07 15:07:39 -07:00
chip74LS161_guide.ncd Add files via upload 2018-06-07 15:07:39 -07:00
chip74LS161_tb.v Add files via upload 2018-06-07 15:07:39 -07:00
chip74LS161.jhd Add files via upload 2018-06-07 15:07:39 -07:00
chip74LS161.sch Add files via upload 2018-06-07 15:07:39 -07:00
chip74LS161.schbak Add files via upload 2018-06-07 15:07:39 -07:00
chip74LS161.schcmd Add files via upload 2018-06-07 15:07:39 -07:00
chip74LS161.sym Add files via upload 2018-06-07 15:07:39 -07:00
chip74LS175_beh.prj Add files via upload 2018-06-07 15:07:39 -07:00
chip74LS175_tb.v Add files via upload 2018-06-07 15:07:39 -07:00
chip74LS175.cmd_log Add files via upload 2018-06-07 15:07:39 -07:00
chip74LS175.jhd Add files via upload 2018-06-07 15:07:39 -07:00
chip74LS175.sch Add files via upload 2018-06-07 15:07:39 -07:00
chip74LS175.sym Add files via upload 2018-06-07 15:07:39 -07:00
chip74LS257_tb.v Add files via upload 2018-06-07 15:07:39 -07:00
chip74LS257.jhd Add files via upload 2018-06-07 15:07:39 -07:00
chip74LS257.sch Add files via upload 2018-06-07 15:07:39 -07:00
chip74LS257.sym Add files via upload 2018-06-07 15:07:39 -07:00
chip74S195_tb.v Add files via upload 2018-06-07 15:07:39 -07:00
chip74S195.cmd_log Add files via upload 2018-06-07 15:07:39 -07:00
chip74S195.jhd Add files via upload 2018-06-07 15:07:39 -07:00
chip74S195.sch Add files via upload 2018-06-07 15:07:39 -07:00
chip74S195.sym Add files via upload 2018-06-07 15:07:39 -07:00
chipi74LS153.cmd_log Add files via upload 2018-06-07 15:07:39 -07:00
chipi74LS153.jhd Add files via upload 2018-06-07 15:07:39 -07:00
chipi74LS153.sch Add files via upload 2018-06-07 15:07:39 -07:00
chipi74LS153.sym Add files via upload 2018-06-07 15:07:39 -07:00
ClockVideoGenerator_guide.ncd Add files via upload 2018-06-07 15:07:39 -07:00
ClockVideoGenerator_isim_beh1.wdb Add files via upload 2018-06-07 15:07:39 -07:00
ClockVideoGenerator_summary.html Add files via upload 2018-06-07 15:07:39 -07:00
ClockVideoGenerator_tb.v Add files via upload 2018-06-07 15:07:39 -07:00
ClockVideoGenerator.sch Add files via upload 2018-06-07 15:07:39 -07:00
ClockVideoGenerator.sym Add files via upload 2018-06-07 15:07:39 -07:00
fuse.xmsgs Add files via upload 2018-06-07 15:07:39 -07:00
fuseRelaunch.cmd Add files via upload 2018-06-07 15:07:39 -07:00
isim.log Add files via upload 2018-06-07 15:07:39 -07:00
JK_FlipFlop_JK_FlipFlop_sch_tb_beh.prj Add files via upload 2018-06-07 15:07:39 -07:00
JK_FlipFlop_tb.v Add files via upload 2018-06-07 15:07:39 -07:00
JK_FlipFlop.jhd Add files via upload 2018-06-07 15:07:39 -07:00
JK_FlipFlop.sch Add files via upload 2018-06-07 15:07:39 -07:00
JK_FlipFlop.schlog Add files via upload 2018-06-07 15:07:39 -07:00
JK_FlipFlop.sym Add files via upload 2018-06-07 15:07:39 -07:00
README.txt Add files via upload 2018-06-07 15:07:39 -07:00

I, Frederick Kilner, being of sound mind and body and making a gate level Apple ][ in a FPGA.

Creating a functional gate level Apple II from Apple II schematic. 
Using Xilinx 14.7 Schematic Entry. Making small test benches of module.
Design will be loaded in to Nexsys-2 Spartan3E-500 board.
Also manually entering 74series chips(gate level schemtic).

I didn't find a 74series library so have to enter my own chips.

My goal is to have a functional gate level apple II in an FPGA.

I want to be able to connect it to the composite input of a monitor. I'll need a few analog components for that.
Also I will want to have a module which reads the generated composite signal and drives the analog VGA port.
That will probably require a frame buffer unless 59.94Hz refresh rate is okay for some VGA mode.

Voltage level shifters will be needed but I have expansion connections and want to be able to plug in
real Apple II cards including disk drive card and music card and 80 column card.

I want to be able to prototype Apple II hardware changes in FPGA board.

Verilog generated from Xilinx ISE can be used in Xilinx Vivado project to have apple II on Artix-7 chip. 
Verilog can be used in other design tool for other chips/boards.. such as Quartus-II or whatever it is now.

FPGA is neat.