Files
llvm-6502/test/CodeGen/ARM
Jakob Stoklund Olesen 9243c4f7c5 Pass the right sign to TLI->isLegalICmpImmediate.
LSR can fold three addressing modes into its ICmpZero node:

  ICmpZero BaseReg + Offset      => ICmp BaseReg, -Offset
  ICmpZero -1*ScaleReg + Offset  => ICmp ScaleReg, Offset
  ICmpZero BaseReg + -1*ScaleReg => ICmp BaseReg, ScaleReg

The first two cases are only used if TLI->isLegalICmpImmediate() likes
the offset.

Make sure the right Offset sign is passed to this method in the second
case. The ARM version is not symmetric.

<rdar://problem/11184260>

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@154079 91177308-0d34-0410-b5e6-96231b3b80d8
2012-04-05 03:10:56 +00:00
..
2010-09-17 21:46:16 +00:00
2012-02-28 02:08:50 +00:00
2011-03-14 21:05:21 +00:00
2010-09-02 20:19:24 +00:00
2011-12-19 23:26:44 +00:00
2011-12-19 23:26:44 +00:00
2011-11-14 18:03:05 +00:00
2011-11-29 23:09:16 +00:00
2011-11-29 23:09:16 +00:00
2010-10-22 22:04:28 +00:00
2012-03-20 21:49:54 +00:00
2011-03-15 01:49:08 +00:00
2011-04-01 03:36:33 +00:00
2011-11-12 22:39:34 +00:00
2011-07-26 20:49:44 +00:00
2010-08-30 23:41:49 +00:00
2010-11-29 22:39:38 +00:00
2011-10-17 20:23:23 +00:00