Apple-1-HW/verilog-apple-one
1
0
Fork 0
mirror of https://github.com/alangarf/apple-one.git synced 2025-02-08 20:30:38 +00:00
Code Issues Projects Releases Wiki Activity
109 Commits 3 Branches 0 Tags
Commit Graph

45 Commits

Author SHA1 Message Date
Alan Garfield
ffad5968b6 moved tinyfpga rtl to rtl/boards 2018-02-12 08:43:29 +11:00
Alan Garfield
b5a8b3a34f
Merge pull request #12 from mmicko/master 
Support for TinyFPGA B2 with computer board
 2018-02-12 08:34:23 +11:00
Alan Garfield
cb97317671
Update board readme 2018-02-12 08:29:43 +11:00
Alan Garfield
a4f13a87fe updated ROM paths to handle new board/buildenv structure 2018-02-12 08:26:57 +11:00
Niels Moseley
7f18c17152 Add board README.md 2018-02-11 22:26:09 +01:00
Alan Garfield
0ed336f1f6 moved ice40hx8k to board/buildenv structure 2018-02-12 08:22:14 +11:00
Alan Garfield
8a190610ed moving boards to boards/buildenv structure 2018-02-12 08:18:21 +11:00
Alan Garfield
3505ff20fc
Merge pull request #10 from al177/master 
Add UPDuino  (iCE40UP5K) support to apple-one
 2018-02-12 07:40:55 +11:00
Alan Garfield
182cb5d6b7
Update README.md 2018-02-12 07:39:13 +11:00
Alan Garfield
f25350d1d5
Updated ice40hx8k readme to include acsii art cable diagrams 2018-02-12 07:38:30 +11:00
Alan Garfield
9b9749ca56 Added readme for ice40hx8k board 2018-02-12 07:22:23 +11:00
Alan Garfield
585391414c Added PS2 interface to ice40hx8k board 2018-02-12 07:12:38 +11:00
Alan Garfield
968b80b1c5 removed buildenv from board path, added buildenv subdir 2018-02-12 07:11:37 +11:00
Niels Moseley
96061a7fa9 Added README.md for Terasic DE0 board. 2018-02-11 17:55:13 +01:00
Miodrag Milanovic
1d6905cc0e Moved files to proper folder and added readme 2018-02-11 17:53:35 +01:00
Miodrag Milanovic
a750ebb07a Info needed for checking PS/2 2018-02-11 14:42:01 +01:00
Miodrag Milanovic
657fbc69b4 Support for TinyFPGA B2 with computer board 2018-02-11 14:38:01 +01:00
al177
6bd1ccdd5a Add README for the iCE40UP5K board 2018-02-10 21:31:16 -06:00
al177
ca44652a69 Add iCE40UP5K (UPDuino) support 2018-02-10 00:01:39 -06:00
Niels Moseley
894c50ff4e Added debounced PS/2 keyboard interface and A1 top-level selection between keyboard and UART RX 2018-02-08 23:47:09 +01:00
Niels Moseley
dd2c480675 Fixed reg/wire problems for Quartus. 2018-02-07 17:12:27 +01:00
Niels Moseley
c1942d5d14 new VGA 2018-02-05 14:43:46 +01:00
Alan Garfield
7b3c65b8d9 Fixed issue with yosys compile 2018-02-05 00:24:12 +11:00
Alan Garfield
2432225d01 Initial VGA working with the apple one output. YAY! 2018-01-31 00:48:47 +11:00
Alan Garfield
4fef9bc10b Initial VGA module, still WIP, just outputs fixed VRAM 2018-01-29 22:53:16 +11:00
Alan Garfield
b2ebc23e3a added license headers and tidied up 2018-01-29 22:15:21 +11:00
Alan Garfield
119d077e1a Fixed differences for iceube2 and yosys 2018-01-29 21:36:32 +11:00
Alan Garfield
474cabbab0 Made core neater and trying to get naming better 2018-01-29 21:00:38 +11:00
Alan Garfield
2717184e71 Added yosys support again, yay for FOSS! 2018-01-29 17:45:01 +11:00
Niels Moseley
fe05766894 Fixed address lines of Basic ROM 2018-01-28 20:18:56 +01:00
Alan Garfield
69f1b53e18 added basic rom and fix uart issue on HX 2018-01-28 15:02:51 +11:00
Alan Garfield
164cb06992 added ledx output pins 2018-01-28 13:09:34 +11:00
Niels Moseley
d280d2abaa Added basic ps2 keyboard interface block 2018-01-28 02:00:21 +01:00
Niels Moseley
fba6bda601 Adding missing DE0 timing constraints file 2018-01-27 23:02:05 +01:00
Niels Moseley
6823d0e3f9 Added 6502 PC monitoring 2018-01-27 18:11:33 +01:00
Niels Moseley
0527dbb999 Updated DE0 top level and Quartus DE0 project to new directory layout 2018-01-27 16:01:27 +01:00
Alan Garfield
e9ff2b294e more project file fiddles by the tool. :/ 2018-01-28 00:23:43 +11:00
Alan Garfield
b42567e759 fiddled project files from icecube 2018-01-28 00:19:59 +11:00
Alan Garfield
c4d42fae3c fixed testbench and split CPU cores 2018-01-27 17:00:33 +11:00
Alan Garfield
04323a6256 more moving around, added params for hex files 2018-01-27 14:27:10 +11:00
Alan Garfield
0ca73c561a fixed project path for HX8K 2018-01-27 13:58:03 +11:00
Alan Garfield
149334259d Cleaned up mess, and added HX8K board top file 2018-01-27 13:40:59 +11:00
Niels Moseley
f067774293 Added timing constraints and pin assignments to DE0 board. Integrated the 1MHz clock enable signal into the core top level. Top level now requires a 25MHz clock signal. 2018-01-26 22:38:46 +01:00
Niels Moseley
9beb3e5f5e Disabled ice40 specific define and clock generation. Added Terasic DE0 Quartus files. 2018-01-26 21:29:12 +01:00
Alan Garfield
7bdccf3d1a move things around. 2018-01-27 00:21:05 +11:00