1297 Commits

Author	SHA1	Message	Date
Thomas Harte	9d9194f194	Improve dumped information on a mismatch.	2023-09-17 17:09:40 -04:00
Thomas Harte	f8dc5b8ebc	Attempt to get close on index + base addresses.	2023-09-17 17:05:19 -04:00
Thomas Harte	2ee028d74f	Bluff through a few more simple cases.	2023-09-17 16:29:04 -04:00
Thomas Harte	2d2eda6f8c	Bodge my way into passing some comparisons.	2023-09-17 16:22:17 -04:00
Thomas Harte	c95df3cb6c	Move a little towards string formation.	2023-09-15 22:28:30 -04:00
Thomas Harte	7ee5adc481	Forcing a displacement upon BP reduces to 29 failures. ... (At the current limited fidelity of testing)	2023-09-15 16:09:04 -04:00
Thomas Harte	8d4393275c	Add optional allow list, for ephemeral whittling.	2023-09-15 15:50:59 -04:00
Thomas Harte	9417996280	Also dump hex form of the instruction.	2023-09-14 15:40:40 -04:00
Thomas Harte	804f80d23c	Provide sorted output.	2023-09-14 12:29:49 -04:00
Thomas Harte	28027385bc	Attempt further to cheer via statistics. ... Current opcode failure count: 164 out of 324. Just a shade more than 50%.	2023-09-14 09:33:45 -04:00
Thomas Harte	53d8322b46	Contort further for testing.	2023-09-13 16:45:39 -04:00
Thomas Harte	39840feae7	Added text to cheer myself up.	2023-09-13 16:09:58 -04:00
Thomas Harte	57087cc7c6	Provide feedback on prima facie failure.	2023-09-13 16:08:12 -04:00
Thomas Harte	a6abe3a51d	Attempt actually to decode. No comparison yet.	2023-09-13 16:00:16 -04:00
Thomas Harte	aa127d9a9f	Add an empty 8088 suite test class.	2023-09-13 15:53:38 -04:00
Thomas Harte	8efb6a9226	Simplify 'get_next_sequence_point' -> 'next_sequence_point'.	2023-09-10 18:00:49 -04:00
Thomas Harte	4d6ffa7a2e	With some degree of hit and hope, correct 65C02 results.	2023-08-31 15:28:59 -04:00
Thomas Harte	39ee75d94a	Clean up decimal SBC implementation.	2023-08-31 15:02:17 -04:00
Thomas Harte	7b569b1a6c	Merge branch 'master' into 65C02BCDTest	2023-08-29 21:32:25 -04:00
Thomas Harte	74b416f985	Clean up output.	2023-08-29 17:07:35 -04:00
Thomas Harte	c160482b0a	Exploit test's 65C02 abilities.	2023-08-29 17:04:52 -04:00
Thomas Harte	ec8f1b0fe0	Vary seed between processors.	2023-08-29 16:55:39 -04:00
Thomas Harte	90f16026bc	Merge branch 'master' into Templates	2023-08-19 15:57:37 -04:00
Thomas Harte	26343148ae	Use simplified control lines when appropriate.	2023-08-17 15:32:02 -04:00
Thomas Harte	fd0fe66851	Omit unsupported registers and flags.	2023-08-17 15:24:08 -04:00
Thomas Harte	0a336baae2	Perform minor generalisation.	2023-08-17 14:50:43 -04:00
Thomas Harte	5d45aa4a6a	Fix seed per test.	2023-07-28 13:58:01 -04:00
Thomas Harte	1d8bc41724	Shift back to original name.	2023-06-13 15:25:51 -04:00
Thomas Harte	d36a88dd11	Collect up different dispatches.	2023-06-13 15:22:53 -04:00
Thomas Harte	de5ee8f0d0	Mildly extend test.	2023-06-13 13:26:39 -04:00
Thomas Harte	6261ac24b4	Reformat SubrangeDispatcher; test.	2023-06-13 12:46:21 -04:00
Thomas Harte	b00eac4a34	Get to building.	2023-06-12 23:16:45 -04:00
Thomas Harte	d028555361	Get code up on feet, fix most obvious transgressions.	2023-06-12 16:09:02 -04:00
Thomas Harte	8578dfbf22	Eliminate various other errant spaces.	2023-05-16 16:40:09 -04:00
Thomas Harte	50343dec43	Eliminate all whitespace-only lines.	2023-05-12 14:16:39 -04:00
Thomas Harte	28c79b2885	Eliminate redundant [space][tab] pairs.	2023-05-12 14:14:45 -04:00
Thomas Harte	60bec3d4c0	Eliminate trailing whitespace, fix tabs.	2023-05-12 14:03:38 -04:00
Thomas Harte	f6acee18cc	Eliminate type-in-function-name from 6502-world.	2023-05-10 18:53:38 -05:00
Thomas Harte	a8cc74f9fe	Further eliminate naming.	2023-05-10 18:46:21 -05:00
Thomas Harte	10cd2a36cf	Avoid type-in-function-name, Z80 edition.	2023-05-10 18:42:19 -05:00
Thomas Harte	809cd7bca9	Remove the 68000's Mk2 suffix.	2023-05-10 17:13:01 -05:00
Thomas Harte	e56db3c4e5	Eliminate the old 68000 implementation.	2023-05-10 17:06:27 -05:00
Thomas Harte	882384b1f3	Disambiguate Storage.hpp.	2023-05-10 15:06:39 -05:00
Thomas Harte	315e0b4545	Add experimental 6809 opcode decoder. ... Just a pleasant distraction, for now.	2023-03-17 21:20:35 -04:00
Thomas Harte	9085ba4081	Update SMS VDP tests.	2023-01-09 22:58:12 -05:00
Thomas Harte	005f38dbff	Merge branch 'master' into 68020	2022-11-11 20:35:35 -05:00
Thomas Harte	ae8f0d339e	Remove usage of sprintf.	2022-11-11 20:29:59 -05:00
Thomas Harte	ccadf69630	Add test of operand_flags and operand_size; add entries for missing 68000 and 68010 instructions.	2022-10-31 15:15:05 -04:00
Thomas Harte	bbd2cd47ea	Decode [MUL/DIV][U/S].l.	2022-10-30 11:32:36 -04:00
Thomas Harte	63ad2e8263	Decode EXTB.l.	2022-10-30 11:20:43 -04:00
Thomas Harte	23e4a47f8b	Accept CHK.l and LINK.l decodings.	2022-10-30 11:16:32 -04:00
Thomas Harte	6ad1d74ddd	Parse and record duality of CHK2/CMP2.	2022-10-29 21:32:48 -04:00
Thomas Harte	12ca79e645	Decode CAS2.	2022-10-28 14:02:49 -04:00
Thomas Harte	85df54ee7d	Decode CAS.	2022-10-28 13:57:00 -04:00
Thomas Harte	2b220659dd	Incorporate PACK and UNPK.	2022-10-28 13:37:30 -04:00
Thomas Harte	e79388fc02	Codify RTM, TST, TRAPcc, Bcc, BF*.	2022-10-28 13:17:35 -04:00
Thomas Harte	041eb79bf8	Move 68010 up into the verified area.	2022-10-27 10:52:26 -04:00
Thomas Harte	adbd23eaea	Having verified manually, lock in 68010 instruction set.	2022-10-27 09:55:02 -04:00
Thomas Harte	8ddf20b36a	Provide cleaner output.	2022-10-25 22:33:25 -04:00
Thomas Harte	fd20323c25	Refactor to permit newer-chip testing.	2022-10-25 21:27:01 -04:00
Thomas Harte	9a56d053f8	Introduce/extend 68k enums to cover 68020 instruction set.	2022-10-22 15:20:30 -04:00
Thomas Harte	ad5047dbd5	Show failing operations as strings.	2022-10-19 22:25:09 -04:00
Thomas Harte	a364499d17	Revert inadvertent commits.	2022-10-17 23:15:45 -04:00
Thomas Harte	1f19141746	Eliminate BiggerInt.	2022-10-11 16:19:47 -04:00
Thomas Harte	0f017302ce	Fix tests.	2022-09-13 16:33:44 -04:00
Thomas Harte	dad1d7744e	Disable test generation.	2022-09-08 16:41:10 -04:00
Thomas Harte	de8ce3380c	Record only 8 bits for byte accesses.	2022-09-06 20:49:45 -04:00
Thomas Harte	b848b1389a	Include gaps in captured transactions, better collect final RAM state.	2022-09-06 15:08:35 -04:00
Thomas Harte	2c44ddfa95	Better bucket, and attempt to cover exceptions.	2022-09-06 11:26:38 -04:00
Thomas Harte	0fe94b2e6d	Capture ::SameAddress versus ::NewAddress, for TAS recognition.	2022-09-05 22:26:30 -04:00
Thomas Harte	93c1f7fc90	Include prefetch in 68000 state.	2022-09-05 22:00:04 -04:00
Thomas Harte	b6da1019bd	Bucket tests by operation, aim for ~1,000,000 total.	2022-09-05 21:52:48 -04:00
Thomas Harte	cee3f78059	Attempt to output only relevant RAM.	2022-09-03 15:45:06 -04:00
Thomas Harte	68f810883d	Begin process of creating on-disk tests.	2022-09-02 16:52:27 -04:00
Thomas Harte	f30f13f0bc	Add overt include.	2022-08-22 10:03:24 -04:00
Thomas Harte	bb54ac14b8	Prove that new output errors are [probably] external to the Blitter.	2022-08-15 11:10:17 -04:00
Thomas Harte	4c90a4ec93	Remove 'Faulty peek' JSON breakages.	2022-08-08 15:22:18 -04:00
Thomas Harte	f58f7102f7	Provide more context when JSON decoding fails.	2022-08-08 15:18:03 -04:00
Thomas Harte	adf3405e6b	Be overt about performance side effect.	2022-08-08 15:17:04 -04:00
Thomas Harte	8d34d9a06a	Add missing paramter.	2022-08-08 11:01:07 -04:00
Thomas Harte	0d540fd211	Merge branch 'SerialisedBlitter' of github.com:TomHarte/CLK into SerialisedBlitter	2022-08-08 10:59:50 -04:00
Thomas Harte	025c79ca65	Factor out GZip shenanigans.	2022-08-08 10:52:55 -04:00
Thomas Harte	868d179132	Compress all Blitter logs.	2022-08-07 21:55:33 -04:00
Thomas Harte	cfccfd48e5	Allow for GZipped tests.	2022-08-07 21:53:19 -04:00
Thomas Harte	2f3dfdcc67	Add Spindizzy test.	2022-08-07 21:27:11 -04:00
Thomas Harte	7f423e39ed	Resolve type warning.	2022-08-07 19:03:56 -04:00
Thomas Harte	e6505dc985	Recognise that some of these traces don't capture all bus transactions.	2022-08-07 19:03:14 -04:00
Thomas Harte	bcdb2d135d	Remove partially-captured head.	2022-08-06 22:35:18 -04:00
Thomas Harte	c5d1cffad2	Include bus activity.	2022-08-06 22:21:02 -04:00
Thomas Harte	54b4a0771d	Provide better exposition.	2022-08-06 21:52:26 -04:00
Thomas Harte	85f75ab1f3	Introduce Addams Family test case.	2022-08-06 21:47:36 -04:00
Thomas Harte	668332f6c7	Any one failure will do.	2022-08-06 14:59:13 -04:00
Thomas Harte	021ddb3565	Ensure pipeline is fully flushed before registers are accessed.	2022-08-06 14:55:31 -04:00
Thomas Harte	6981bc8a82	Add yet more context.	2022-08-06 14:47:24 -04:00
Thomas Harte	7030646671	Avoid infinite loop.	2022-08-06 14:42:09 -04:00
Thomas Harte	3781b5eb0e	Provide further context.	2022-08-06 14:40:12 -04:00
Thomas Harte	e897cd99f9	Fix transcription of write.	2022-08-06 10:11:26 -04:00
Thomas Harte	cc9b6bbc61	Stop after a first mismatch.	2022-08-06 10:10:19 -04:00
Thomas Harte	318cea4ccd	Attempt a full bus-transaction comparison.	2022-08-06 10:06:49 -04:00
Thomas Harte	93d2a612ee	Add an explicit flush-pipeline step; some tests now pass.	2022-07-29 16:33:46 -04:00
Thomas Harte	1ac0a4e924	Provide a loop count directly from the sequencer. ... This avoids the caller having to take a guess at iterations.	2022-07-29 12:14:59 -04:00
Thomas Harte	d85d70a133	Add documentation, formal begin function.	2022-07-26 22:01:43 -04:00
Thomas Harte	76979c8059	Add missing tests.	2022-07-26 21:47:02 -04:00
Thomas Harte	86246e4f45	Introduce partial Blitter sequencer test.	2022-07-26 21:28:12 -04:00
Thomas Harte	4ddbf095f3	Fully banish flush from the processors.	2022-07-12 10:49:53 -04:00
Thomas Harte	f7e75da4bd	Disable [temporarily?] outdated shadowing tests.	2022-06-29 15:14:51 -04:00
Thomas Harte	825136b168	Fix installation of LCW test value; thereby permit all tests.	2022-06-29 15:04:21 -04:00
Thomas Harte	5a9eb58d33	Fix test generator: IO state can be cleared.	2022-06-29 14:57:14 -04:00
Thomas Harte	beb4993548	Remove card pages from the equation.	2022-06-29 14:51:50 -04:00
Thomas Harte	48e8bfbb0e	Introduce failing is-IO test.	2022-06-29 14:44:17 -04:00
Thomas Harte	5dfbc58959	Fix test generator's concept of hires2 shadowing.	2022-06-29 14:41:56 -04:00
Thomas Harte	924de35cf3	Go all in on support for physical shadowing.	2022-06-29 14:39:56 -04:00
Thomas Harte	60d3519993	Clarify, attempt to implement as internally documented.	2022-06-28 22:32:31 -04:00
Thomas Harte	c6b4570424	Fix Markdown code marking.	2022-06-28 17:12:38 -04:00
Thomas Harte	f5d56cc473	Add first pass at testing shadowing.	2022-06-28 17:12:25 -04:00
Thomas Harte	4e52572b03	Omit language card write tests.	2022-06-28 16:57:09 -04:00
Thomas Harte	6abc317986	Avoid permitting writes in the Cx00 region after uninhibiting the language card.	2022-06-28 16:35:47 -04:00
Thomas Harte	22c0b588c4	Tidy up slightly, without fixing failure.	2022-06-28 16:32:35 -04:00
Thomas Harte	6c9fc0ac75	Introduce [failing] write area tests.	2022-06-28 16:28:00 -04:00
Thomas Harte	ef322dc705	Reformulate to allow addition of write tests, momentarily.	2022-06-28 16:22:41 -04:00
Thomas Harte	823c7765f8	Avoid manual index counting.	2022-06-27 11:16:05 -04:00
Thomas Harte	5cb0aebdf4	For the sake of poor Xcode, stop after a single failure.	2022-06-27 11:10:51 -04:00
Thomas Harte	686dccb48d	Correct comparison.	2022-06-26 21:49:58 -04:00
Thomas Harte	1f7700edac	Ensure proper register hits.	2022-06-26 21:20:57 -04:00
Thomas Harte	5adc656066	Make some attempt to use the JSON tests.	2022-06-25 21:41:37 -04:00
Thomas Harte	9cf64ea643	Import generated tests.	2022-06-25 16:46:57 -04:00
Thomas Harte	f2c2027a8c	Disable test generation for commit.	2022-06-24 16:50:23 -04:00
Thomas Harte	ef5ac1442f	Don't invent an address for STP and WAI.	2022-06-24 13:05:32 -04:00
Thomas Harte	1c1ce625a7	Vector reads signal VDA.	2022-06-24 10:37:39 -04:00
Thomas Harte	a442077eac	Allow repetition for MVN and MVP only.	2022-06-24 10:34:43 -04:00
Thomas Harte	6c638712f3	Attempt to capture MVP and MVN in their entirety.	2022-06-24 07:39:58 -04:00
Thomas Harte	2e7afb13c7	Exit gracefully upon a STP or WAI.	2022-06-23 21:03:40 -04:00
Thomas Harte	65140b341d	Simplify slightly, per new S reporting rule.	2022-06-22 16:43:00 -04:00
Thomas Harte	2f684ee66d	Use null for values that were never loaded.	2022-06-21 21:47:18 -04:00
Thomas Harte	ab0c290489	Use 'x' instead of 'i'.	2022-06-19 06:58:23 -04:00
Thomas Harte	15ac2c3e5a	Output to files, at volume, with extended bus flags.	2022-06-18 22:00:50 -04:00
Thomas Harte	0c24a27ba6	Completely prints tests.	2022-06-18 21:32:50 -04:00
Thomas Harte	eb82e06fab	Add randomised initial state, fix PC.	2022-06-18 19:21:56 -04:00
Thomas Harte	f8e6954739	Ensure complete runs of each tested opcode.	2022-06-18 16:26:40 -04:00
Thomas Harte	b62f484d93	Start scaffolding a 65816 test generator.	2022-06-18 13:28:15 -04:00
Thomas Harte	6cc41d6dda	Restore 1000 test count.	2022-06-14 22:02:53 -04:00
Thomas Harte	d91f8a264e	Flip presumption, reenabling most tests.	2022-06-14 21:57:14 -04:00
Thomas Harte	e066546c13	Resolve PEA timing errors.	2022-06-13 14:08:42 -04:00
Thomas Harte	7dc66128c2	Fix strobe output.	2022-06-13 10:49:47 -04:00
Thomas Harte	e484e4c9d7	Expand test to make sure that correct data strobes are active.	2022-06-13 10:39:06 -04:00
Thomas Harte	f316cbcf94	The old implementation was correct.	2022-06-11 21:15:08 -04:00
Thomas Harte	0a6b2b7d32	Verify newer CMPA.l, RTE, TRAP[V] and CHK.	2022-06-11 11:17:18 -04:00
Thomas Harte	c3345dd839	Fix MOVEM timing.	2022-06-10 21:52:07 -04:00
Thomas Harte	917b7fbf80	Notarise won't fix status of CLR, NEGX, NEG, NOT.	2022-06-10 16:50:38 -04:00
Thomas Harte	97715e7ccc	Expand test set to include those with timing discrepancies.	2022-06-10 16:34:05 -04:00
Thomas Harte	43c0dea1bd	With the difference in RESET times now factored out, test timing too.	2022-06-10 16:12:54 -04:00
Thomas Harte	2e4652209b	Remove entire RESET sequence, move to testing PEA.	2022-06-10 15:57:54 -04:00
Thomas Harte	e2d811a7a0	Notarise digressions that appear to be correct, remove now-working RTE/RTR.	2022-06-09 21:48:15 -04:00
Thomas Harte	dd5c903fd6	DIVS also appears sometimes to differ.	2022-06-09 20:19:39 -04:00
Thomas Harte	2e1675066d	Reinstate address error non-testing.	2022-06-09 16:59:06 -04:00
Thomas Harte	be84ce657b	Add an optional testing whitelist.	2022-06-09 16:18:04 -04:00
Thomas Harte	64053d697f	Take improved guess at address error stacking order.	2022-06-09 16:17:09 -04:00
Thomas Harte	a59ad06438	Print out summary of failure.	2022-06-09 13:13:33 -04:00
Thomas Harte	5af03d74ec	Add note to self about first diagnosis.	2022-06-09 12:21:39 -04:00
Thomas Harte	ba2803c807	Include all bus activity after the split.	2022-06-09 11:30:22 -04:00
Thomas Harte	fdcbf617d8	Avoid STOP.	2022-06-09 08:42:31 -04:00
Thomas Harte	2e42bda0a3	Permit instructions that end in an address error to differ in transactions.	2022-06-08 16:15:33 -04:00
Thomas Harte	168dc12e27	Avoid spurious mismatches.	2022-06-08 16:03:02 -04:00
Thomas Harte	fd1955e15b	Attempt to randomise and test register contents.	2022-06-08 15:12:47 -04:00
Thomas Harte	f4f93f4836	Test a single, whole instruction; record read/write.	2022-06-08 14:53:04 -04:00
Thomas Harte	dd0a7533ab	Randomise all parts of memory other than the opcode.	2022-06-08 14:43:51 -04:00
Thomas Harte	50130b7004	Minor layout tweak.	2022-06-08 11:42:42 -04:00
Thomas Harte	ab52c5cef2	Pass first all-zeroes test, establishing that processors aren't being fully reset.	2022-06-08 10:56:54 -04:00
Thomas Harte	c7fa93a5bc	Attempt human-legible explanation of differences encountered.	2022-06-08 10:51:05 -04:00
Thomas Harte	400b73b5a2	Allow capture to be limited; retain timestamps.	2022-06-08 09:49:27 -04:00
Thomas Harte	788b026cf5	Log and attempt to compare some activity. Sort of.	2022-06-07 16:56:05 -04:00
Thomas Harte	c4ae5d4c8d	Establishes at least that both 68000s can run.	2022-06-06 21:47:10 -04:00
Thomas Harte	ca8dd61045	Start sketching out an old vs new 68000 test.	2022-06-06 21:19:57 -04:00
Thomas Harte	7b3cf6e747	Add missing instruction: RESET.	2022-06-03 11:15:39 -04:00
Thomas Harte	640b04e59e	Test only well-defined flags. ... Albeit that timing is still off.	2022-06-03 10:18:46 -04:00
Thomas Harte	10b9b13673	Disable divide-by-zero PC test in lieu of better documentation.	2022-06-03 08:27:20 -04:00
Thomas Harte	90d720ca28	Don't test undocumented flags.	2022-06-02 12:30:39 -04:00
Thomas Harte	6dd89eb0d7	Adjust my expectation as to length.	2022-06-02 12:11:54 -04:00
Thomas Harte	e1abf431cb	Don't test undefined flags.	2022-05-30 16:23:51 -04:00
Thomas Harte	8e0fa3bb5f	DIV # with a divide by zero should be 44 cycles.	2022-05-29 21:22:45 -04:00
Thomas Harte	9eea471e72	Resolve infinite recursion.	2022-05-29 20:39:22 -04:00
Thomas Harte	2a40e419fc	Fix CHK tests: timing and expected flags.	2022-05-29 15:26:56 -04:00
Thomas Harte	5f030edea4	Simplify transaction.	2022-05-26 19:37:30 -04:00
Thomas Harte	88e33353a1	Fix instruction and time counting, and initial state.	2022-05-26 09:17:37 -04:00
Thomas Harte	f3c0c62c79	Switch register-setting interface.	2022-05-26 07:52:14 -04:00
Thomas Harte	866787c5d3	Make an effort to withdraw from the high-circuitous stuff of working around the reset sequence.	2022-05-25 20:22:38 -04:00
Thomas Harte	64491525b4	Work further to guess at caller's intention for set_state. ... Probably I should just eliminate the initial reset, somehow.	2022-05-25 17:01:18 -04:00
Thomas Harte	68b184885f	Reapply only the status.	2022-05-25 16:54:25 -04:00
Thomas Harte	06f3c716f5	Make better effort to establish initial state.	2022-05-25 16:47:41 -04:00
Thomas Harte	22714b8c7f	Capture state at instruction end, for potential inspection.	2022-05-25 16:32:26 -04:00
Thomas Harte	f9d1c554b7	Fix for the actual number of cycles in a standard reset.	2022-05-25 16:05:28 -04:00
Thomas Harte	f2a7660390	Merge branch 'master' into 68000Mk2	2022-05-25 15:40:10 -04:00
Thomas Harte	4961e39fb6	Mention DIVU/DIVS flags.	2022-05-25 15:39:00 -04:00
Thomas Harte	0bedf608c0	Add details on gaps in coverage.	2022-05-25 15:36:27 -04:00
Thomas Harte	1ab831f571	Add the option to log a list of all untested instructions.	2022-05-25 13:17:01 -04:00
Thomas Harte	2c6b9b4c9d	Switch comparative trace tests to 68000 Mk2.	2022-05-25 11:32:00 -04:00
Thomas Harte	463fbb07f9	Adapt remaining 68000 tests to use Mk2.	2022-05-25 10:55:17 -04:00
Thomas Harte	4b07c41df9	Ensure alignment of storage.	2022-05-24 11:29:28 -04:00
Thomas Harte	a87f6a28c9	Fix LINK A7.	2022-05-23 10:43:17 -04:00
Thomas Harte	98325325b1	Fix UNLINK A7.	2022-05-23 10:27:44 -04:00
Thomas Harte	26bf66e3f8	Fix shifts and rolls.	2022-05-23 10:09:46 -04:00
Thomas Harte	c6b3281274	Attempt the shifts and rolls.	2022-05-23 09:29:19 -04:00
Thomas Harte	1e8adc2bd9	Fix MOVEP to R.	2022-05-23 09:00:37 -04:00
Thomas Harte	c73021cf3c	Implement MOVE.	2022-05-23 08:46:06 -04:00
Federico Berti	1a26d4e409	Update nbcd_pea.json ... Add missing bracket	2022-05-23 12:14:00 +01:00
Thomas Harte	269263eecf	Implement RTE, RTS, RTR.	2022-05-22 21:16:38 -04:00
Thomas Harte	4e21cdfc63	Enable NEGX/CLR tests.	2022-05-22 20:55:21 -04:00
Thomas Harte	faef5633f8	Ensure MOVE from SR has an effective address to write to.	2022-05-22 20:52:00 -04:00
Thomas Harte	7d1f1a3175	Implement MOVE [to/from] [CCR/SR].	2022-05-22 19:45:22 -04:00
Thomas Harte	4e34727195	Fully implement TAS.	2022-05-22 16:14:03 -04:00
Thomas Harte	1dd6ed6ae3	Implement TAS Dn, with detour for other TASes.	2022-05-22 16:08:30 -04:00
Thomas Harte	cb4d6710df	Switch to a more direct indication of progress.	2022-05-22 11:27:58 -04:00
Thomas Harte	284f23c6ea	Implement JMP.	2022-05-22 07:16:38 -04:00
Thomas Harte	4b35899a12	Bcc: properly establish offset.	2022-05-21 20:59:34 -04:00
Thomas Harte	94288d5a94	Excludes DBcc from standard operand fetch.	2022-05-21 19:53:28 -04:00
Thomas Harte	c869eb1eec	Correct omission: wasn't testing the final PC. ... Plenty of new errors incoming.	2022-05-21 15:56:27 -04:00
Thomas Harte	176c8355cb	The tests in chk.json now pass.	2022-05-21 14:32:58 -04:00
Thomas Harte	e46a3c4046	Implement JSR.	2022-05-21 10:29:36 -04:00
Thomas Harte	256da43fe5	Fix MOVEM other than postinc and predec.	2022-05-20 20:47:54 -04:00
Thomas Harte	a818650027	Add a faulty attempt at MOVEM.	2022-05-20 18:48:19 -04:00
Thomas Harte	c7c12f9638	After a quick check, eori_andi_ori also now passes.	2022-05-20 14:47:11 -04:00
Thomas Harte	ee942c5c17	Fix PC-relative fetches.	2022-05-20 14:42:51 -04:00
Thomas Harte	d157819c49	Implement the various to-[SR/CCR] actions, which do a 'repeat' prefetch. ... (which isn't exactly a repeat, at least in the SR cases, because the function code might have changed)	2022-05-20 14:29:14 -04:00
Thomas Harte	2d91fb5441	Implement MOVEP.	2022-05-20 14:22:32 -04:00
Thomas Harte	81431a5453	Attempt BTST, BCHG, BCLR and BSET.	2022-05-20 12:58:45 -04:00
Thomas Harte	6d7ec07216	Uncover another three already-working test files.	2022-05-20 12:44:57 -04:00
Thomas Harte	b4978d1452	Implement BSR, adding one more test file to the working set.	2022-05-20 12:40:35 -04:00
Thomas Harte	45e9648b8c	Implement Bcc.	2022-05-20 12:04:43 -04:00
Thomas Harte	ce32957d9d	Shuffle two more into the working column.	2022-05-20 11:53:12 -04:00
Thomas Harte	452dd3ccfd	Add a performer call-out for Scc; use it to implement proper timing in the mk2 68000.	2022-05-20 11:20:23 -04:00
Thomas Harte	e5c1621382	Add missing fallthrough, patterns for all ADDs and SUBs.	2022-05-20 07:02:02 -04:00
Thomas Harte	af3518dc1f	Implement various ADD, SUB patterns.	2022-05-19 20:50:37 -04:00
Thomas Harte	6cfc0e80d9	Don't test the unrecognised instruction exception.	2022-05-19 19:45:38 -04:00
Thomas Harte	334e3ec529	Add privilege and instruction error exceptions; permit two operands to be stored.	2022-05-19 16:55:16 -04:00
Thomas Harte	84c165459f	ext.json now passes.	2022-05-19 16:32:40 -04:00
Thomas Harte	22b63fe1f8	Add EXT, and notes to self.	2022-05-19 15:41:02 -04:00
Thomas Harte	c6c6213460	Bifurcate the fetch-operand flow. ... Address calculation will be the same, but the fetch will differ. I don't think there's a neat costless way to factor out the address calculations, alas, but I'll see whether macros can save the day.	2022-05-19 10:27:51 -04:00
Thomas Harte	29f6b02c04	Factor out register setup/testing, generalising the DIVU/DIVS flag check.	2022-05-18 21:13:34 -04:00
Thomas Harte	1bf7c0ae5f	Attempt better to avoid entering a second instruction.	2022-05-18 21:00:34 -04:00
Thomas Harte	44ae084794	Avoid the repeated .fill; reduces debug-build executor test time to 1.5s. ... i.e. eliminates about 95% of costs.	2022-05-18 17:10:23 -04:00
Thomas Harte	13a1809101	Avoid memset.	2022-05-18 17:00:35 -04:00
Thomas Harte	c35200fbd0	Shuffle mildly, primarily to avoid repeated 16mb allocations.	2022-05-18 16:59:37 -04:00
Thomas Harte	4a40581deb	Completes performance of NBCD D0.	2022-05-17 16:10:20 -04:00
Thomas Harte	3db2de7478	Works 68000 mk2 into the comparative tests. ... ... revealing that I've leant a little too hard on __LINE__.	2022-05-16 20:04:13 -04:00
Thomas Harte	20a191f144	Switch to same tests, run through a more modern emulator.	2022-05-15 16:33:08 -04:00
Thomas Harte	f60f1932f2	Restrict DIVU and DIVS tests to those which are well-defined.	2022-05-14 20:28:54 -04:00
Thomas Harte	7f704fdae1	Improve README.	2022-05-13 16:28:56 -04:00
Thomas Harte	dd63a6b61e	Correct all [A/S/N]BCD tests.	2022-05-13 16:18:58 -04:00
Thomas Harte	1935d968c5	Add ability to suggest solutions.	2022-05-13 15:27:11 -04:00
Thomas Harte	84cfbaa0a4	Remove manual test count, now that all are being performed.	2022-05-13 11:00:26 -04:00