Apple-1-HW/verilog-apple-one
1
0
Fork 0
mirror of https://github.com/alangarf/apple-one.git synced 2024-06-06 16:29:33 +00:00
Code Issues Projects Releases Wiki Activity
64 Commits 3 Branches 0 Tags 6.9 MiB
2717184e71
Commit Graph

64 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
Alan Garfield
2717184e71 Added yosys support again, yay for FOSS! 2018-01-29 17:45:01 +11:00
Niels Moseley
586b006e88 PS/2 keyboard seems to be working including the shift key. It needs debouncing, however 2018-01-29 00:39:24 +01:00
Niels Moseley
5c87a46445 Added ps/2 shift key support 2018-01-28 23:56:02 +01:00
Niels Moseley
25f08eeb1d PS/2 keyboard now has ASCII translation, but shift isn't working yet 2018-01-28 23:41:27 +01:00
Niels Moseley
fe05766894 Fixed address lines of Basic ROM 2018-01-28 20:18:56 +01:00
Alan Garfield
1cea5d878f updated gitignore to ignore testbench files and vcds 2018-01-28 15:07:05 +11:00
Alan Garfield
69f1b53e18 added basic rom and fix uart issue on HX 2018-01-28 15:02:51 +11:00
Alan Garfield
164cb06992 added ledx output pins 2018-01-28 13:09:34 +11:00
Alan Garfield
374b440d0f
Create CONTRIBUTING.md 2018-01-28 12:48:43 +11:00
Alan Garfield
f4d63d09eb
Create CODE_OF_CONDUCT.md 2018-01-28 12:46:48 +11:00
Niels Moseley
d280d2abaa Added basic ps2 keyboard interface block 2018-01-28 02:00:21 +01:00
Niels Moseley
fba6bda601 Adding missing DE0 timing constraints file 2018-01-27 23:02:05 +01:00
Niels Moseley
15f476b9eb Fixed irq_n and nmi_n active low/high bug 2018-01-27 22:58:07 +01:00
Niels Moseley
ac2d460f92 Added SIM define to run_testbench.bat 2018-01-27 22:32:51 +01:00
Niels Moseley
645ec26081 Added missing 7-segment display driver for DE0 board 2018-01-27 18:47:56 +01:00
Niels Moseley
c244a3bc5d Fixed bug in pc_monitor signal 2018-01-27 18:15:19 +01:00
Niels Moseley
1cc1920c87 Merge branch 'master' of https://github.com/alangarf/apple-one 2018-01-27 18:12:35 +01:00
Niels Moseley
6823d0e3f9 Added 6502 PC monitoring 2018-01-27 18:11:33 +01:00
Niels Moseley
0527dbb999 Updated DE0 top level and Quartus DE0 project to new directory layout 2018-01-27 16:01:27 +01:00
Alan Garfield
80cc4a96d1
Merge pull request #6 from trcwm/master 
Add missing DE0 top level verilog file.
 2018-01-28 00:49:14 +11:00
Niels Moseley
a60620e6ec Merge remote-tracking branch 'upstream/master' into boards 2018-01-27 14:45:21 +01:00
Niels Moseley
b61b490e4b added missing DE0 top level 2018-01-27 14:42:15 +01:00
Alan Garfield
e9ff2b294e more project file fiddles by the tool. :/ 2018-01-28 00:23:43 +11:00
Alan Garfield
0fc84e0b37 added reset logic to uart and CPU 2018-01-28 00:23:09 +11:00
Alan Garfield
f081eb674f added pretend UART RX waveform 2018-01-28 00:21:48 +11:00
Alan Garfield
b42567e759 fiddled project files from icecube 2018-01-28 00:19:59 +11:00
Alan Garfield
abba4eeee6 added reset to cpu registers and made uart ignore first tx 2018-01-27 22:56:28 +11:00
Alan Garfield
bcaf9e6962 Yay got iverilog sim working! 2018-01-27 22:13:52 +11:00
Alan Garfield
c4d42fae3c fixed testbench and split CPU cores 2018-01-27 17:00:33 +11:00
Alan Garfield
04323a6256 more moving around, added params for hex files 2018-01-27 14:27:10 +11:00
Alan Garfield
0ca73c561a fixed project path for HX8K 2018-01-27 13:58:03 +11:00
Alan Garfield
401e987548
Merge pull request #5 from alangarf/boards 
Implement support for boards
 2018-01-27 13:52:04 +11:00
Alan Garfield
149334259d Cleaned up mess, and added HX8K board top file 2018-01-27 13:40:59 +11:00
Alan Garfield
305d9b614b
Merge pull request #3 from trcwm/boards 
Disabled ice40 specific define and clock generation. Added Terasic DE…
 2018-01-27 12:54:38 +11:00
Niels Moseley
5e3f065223 Forced some internal CPU signals at start of simuation to get rid of undefined signals. Also made sure hard_reset signal is never undefined 2018-01-27 01:21:47 +01:00
Niels Moseley
f19344cf58 Editted CPU and testbench for better simulation 2018-01-27 00:48:05 +01:00
Niels Moseley
9465e0c14d Added synchronous reset to clk enable divider to avoid undefined logic state in simulation 2018-01-26 23:41:58 +01:00
Niels Moseley
cca11b7925 Added iverilog simulation support 2018-01-26 23:32:31 +01:00
Niels Moseley
34078e13ae Fixed cpu_clken wire -> reg 2018-01-26 22:59:43 +01:00
Niels Moseley
f067774293 Added timing constraints and pin assignments to DE0 board. Integrated the 1MHz clock enable signal into the core top level. Top level now requires a 25MHz clock signal. 2018-01-26 22:38:46 +01:00
Niels Moseley
9beb3e5f5e Disabled ice40 specific define and clock generation. Added Terasic DE0 Quartus files. 2018-01-26 21:29:12 +01:00
Alan Garfield
7bdccf3d1a move things around. 2018-01-27 00:21:05 +11:00
Alan Garfield
2b91bb3841 moved some files around to clean things up a bit 2018-01-12 15:17:35 +11:00
Alan Garfield
50d80bedcd
Merge pull request #1 from alangarf/alangarf-readme 
Updated readme
 2018-01-12 14:42:57 +11:00
Alan Garfield
83786cc594
Update README.md 2018-01-12 14:42:42 +11:00
Alan Garfield
ed76bfaa0a
Added HX8K board image 2018-01-12 14:39:58 +11:00
Alan Garfield
51fc482c08
Update README.md 2018-01-12 14:36:55 +11:00
Alan Garfield
c6a1c6b869
Update README.md 2018-01-12 14:34:36 +11:00
Alan Garfield
b70f32937c
Update README.md 2018-01-12 14:32:42 +11:00
Alan Garfield
080e3e5cef Update README with new logo 2018-01-12 14:17:39 +11:00