Apple-1-HW/verilog-apple-one
1
0
Fork 0
mirror of https://github.com/alangarf/apple-one.git synced 2024-07-09 23:28:59 +00:00
Code Issues Projects Releases Wiki Activity
173 Commits 3 Branches 0 Tags 6.9 MiB
f4a450f022
Commit Graph

41 Commits

Author SHA1 Message Date
Steve White
f4a450f022 Remove invalid port clr_screen_btn (as I don't see any other references to it in the repo) 
yosys -q -p "chparam -list; hierarchy -top apple1_top; synth_ice40 -blif build/apple1.blif" ../../../rtl/apple1.v build/pll.sv ../../../rtl/clock.v ../../../rtl/pwr_reset.v ../../../rtl/ram.v ../../../rtl/rom_wozmon.v ../../../rtl/rom_basic.v ../../../rtl/cpu/arlet_6502.v ../../../rtl/cpu/arlet/ALU.v ../../../rtl/cpu/arlet/cpu.v ../../../rtl/uart/uart.v ../../../rtl/uart/async_tx_rx.v ../../../rtl/vga/vga.v ../../../rtl/vga/vram.v ../../../rtl/vga/font_rom.v ../../../rtl/ps2keyboard/debounce.v ../../../rtl/ps2keyboard/ps2keyboard.v ../../../rtl/boards/upduino/apple1_up5k.v
Warning: Replacing memory \AXYS with list of registers. See ../../../rtl/cpu/arlet/cpu.v:541
ERROR: Module `$paramod$e7b6f8008bbd43376eeb102f607da77667371076\apple1' referenced in module `apple1_top' in cell `my_apple1' does not have a port named 'clr_screen_btn'.
Makefile:26: recipe for target 'build/apple1.blif' failed
make: *** [build/apple1.blif] Error 1
 2018-05-05 12:59:52 -07:00
Steve White
59bbb91a8d Fix syntax error on apple1 declaration by adding missing closing parentheses 
yosys -q -p "chparam -list; hierarchy -top apple1_top; synth_ice40 -blif build/apple1.blif" ../../../rtl/apple1.v build/pll.sv ../../../rtl/clock.v ../../../rtl/pwr_reset.v ../../../rtl/ram.v ../../../rtl/rom_wozmon.v ../../../rtl/rom_basic.v ../../../rtl/cpu/arlet_6502.v ../../../rtl/cpu/arlet/ALU.v ../../../rtl/cpu/arlet/cpu.v ../../../rtl/uart/uart.v ../../../rtl/uart/async_tx_rx.v ../../../rtl/vga/vga.v ../../../rtl/vga/vram.v ../../../rtl/vga/font_rom.v ../../../rtl/ps2keyboard/debounce.v ../../../rtl/ps2keyboard/ps2keyboard.v ../../../rtl/boards/upduino/apple1_up5k.v
Warning: Replacing memory \AXYS with list of registers. See ../../../rtl/cpu/arlet/cpu.v:541
ERROR: Parser error in line ../../../rtl/boards/upduino/apple1_up5k.v:76: syntax error, unexpected TOK_ID, expecting ',' or ')'
Makefile:26: recipe for target 'build/apple1.blif' failed
make: *** [build/apple1.blif] Error 1
 2018-05-05 12:59:16 -07:00
lawrie
bad3b601cc Added support for Blackice II 2018-03-31 10:14:15 +01:00
Niels Moseley
03ab2cc86e Fixed VGA scrolling bug 2018-02-19 00:46:34 +01:00
Alan Garfield
37c3898d9f added font and colour support at 0xC000-0xC002 2018-02-18 17:52:19 +11:00
Alan Garfield
48f6f7b78d removed vga font mode switch from software control 2018-02-16 14:38:18 +11:00
Alan Garfield
11bef736b4 Added toggle button on ice40hx8k breakout to switch from PS2 to Uart 2018-02-16 14:02:02 +11:00
Alan Garfield
b7f3f186f7 Added clear screen button 2018-02-16 13:43:43 +11:00
Alan Garfield
526538a685 fixed param paths for yosys, may need more work 2018-02-14 15:27:36 +11:00
Alan Garfield
78b3c6f5c6 Updated the omilex board support 2018-02-14 11:38:26 +11:00
Alan Garfield
7ef0df07da
Merge pull request #11 from ironsteel/master 
Support for Olimex iCE40HX8K-EVB fpga board
 2018-02-14 11:14:12 +11:00
Niels Moseley
f525631760 S3E updates. 2018-02-12 16:47:52 +01:00
Niels Moseley
7a260619a5 * Added missing S3E top level verilog file. 
* Updated wozmon.hex to be ISE compliant.
 2018-02-12 16:24:16 +01:00
Olof Kindgren
3a330aeccb Remove non-existing port assignments 2018-02-12 15:19:40 +01:00
Olof Kindgren
2226afe669 Expose ROM/RAM files as top-level parameters 
This allows file names to be overridden at compile-time.

It also gets rid of the ifdef SIM in the verilog components
 2018-02-12 14:04:00 +01:00
Alan Garfield
b0d0d778f0 Fixed paths on upduino build 2018-02-12 09:35:44 +11:00
Alan Garfield
ffad5968b6 moved tinyfpga rtl to rtl/boards 2018-02-12 08:43:29 +11:00
Alan Garfield
3505ff20fc
Merge pull request #10 from al177/master 
Add UPDuino  (iCE40UP5K) support to apple-one
 2018-02-12 07:40:55 +11:00
Alan Garfield
585391414c Added PS2 interface to ice40hx8k board 2018-02-12 07:12:38 +11:00
Rangel Ivanov
3987dc22cb Initial port to olimex ice40hx8k with ice-40io 
ps2 will be added when someone donates a ps2 keyboard
 2018-02-11 13:28:37 +02:00
al177
ca44652a69 Add iCE40UP5K (UPDuino) support 2018-02-10 00:01:39 -06:00
Niels Moseley
14743ed0de Updated PS/2 keyboard processing in an attempt to make it more stable -- still needs work 2018-02-08 19:02:46 +01:00
Niels Moseley
237d35491a Fixed Quartus VGA reversal bug/feature. Removed bit reversing logic and created bit-reversed font rom hex file 2018-02-08 17:51:30 +01:00
Niels Moseley
f76134bcf1 Added VGA font rom in hex to (hopefully) solve the endianess problems between Yosys/Quartus 2018-02-07 19:22:00 +01:00
Niels Moseley
2ae6d8a867 DE0 2018-02-07 17:04:40 +01:00
Alan Garfield
2432225d01 Initial VGA working with the apple one output. YAY! 2018-01-31 00:48:47 +11:00
Alan Garfield
4fef9bc10b Initial VGA module, still WIP, just outputs fixed VRAM 2018-01-29 22:53:16 +11:00
Alan Garfield
b2ebc23e3a added license headers and tidied up 2018-01-29 22:15:21 +11:00
Alan Garfield
474cabbab0 Made core neater and trying to get naming better 2018-01-29 21:00:38 +11:00
Alan Garfield
2717184e71 Added yosys support again, yay for FOSS! 2018-01-29 17:45:01 +11:00
Niels Moseley
586b006e88 PS/2 keyboard seems to be working including the shift key. It needs debouncing, however 2018-01-29 00:39:24 +01:00
Alan Garfield
69f1b53e18 added basic rom and fix uart issue on HX 2018-01-28 15:02:51 +11:00
Niels Moseley
d280d2abaa Added basic ps2 keyboard interface block 2018-01-28 02:00:21 +01:00
Niels Moseley
645ec26081 Added missing 7-segment display driver for DE0 board 2018-01-27 18:47:56 +01:00
Niels Moseley
6823d0e3f9 Added 6502 PC monitoring 2018-01-27 18:11:33 +01:00
Niels Moseley
0527dbb999 Updated DE0 top level and Quartus DE0 project to new directory layout 2018-01-27 16:01:27 +01:00
Niels Moseley
a60620e6ec Merge remote-tracking branch 'upstream/master' into boards 2018-01-27 14:45:21 +01:00
Niels Moseley
b61b490e4b added missing DE0 top level 2018-01-27 14:42:15 +01:00
Alan Garfield
04323a6256 more moving around, added params for hex files 2018-01-27 14:27:10 +11:00
Alan Garfield
149334259d Cleaned up mess, and added HX8K board top file 2018-01-27 13:40:59 +11:00
Alan Garfield
7bdccf3d1a move things around. 2018-01-27 00:21:05 +11:00