2009-09-15 00:27:25 +00:00
|
|
|
//===-- ARMAsmParser.cpp - Parse ARM assembly to MCInst instructions ------===//
|
|
|
|
//
|
|
|
|
// The LLVM Compiler Infrastructure
|
|
|
|
//
|
|
|
|
// This file is distributed under the University of Illinois Open Source
|
|
|
|
// License. See LICENSE.TXT for details.
|
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
2011-07-26 00:24:13 +00:00
|
|
|
#include "MCTargetDesc/ARMBaseInfo.h"
|
2011-07-20 23:34:39 +00:00
|
|
|
#include "MCTargetDesc/ARMAddressingModes.h"
|
|
|
|
#include "MCTargetDesc/ARMMCExpr.h"
|
2010-01-22 01:44:57 +00:00
|
|
|
#include "llvm/MC/MCParser/MCAsmLexer.h"
|
|
|
|
#include "llvm/MC/MCParser/MCAsmParser.h"
|
|
|
|
#include "llvm/MC/MCParser/MCParsedAsmOperand.h"
|
2011-05-16 16:17:21 +00:00
|
|
|
#include "llvm/MC/MCAsmInfo.h"
|
2010-11-05 22:33:53 +00:00
|
|
|
#include "llvm/MC/MCContext.h"
|
2009-09-15 00:27:25 +00:00
|
|
|
#include "llvm/MC/MCStreamer.h"
|
|
|
|
#include "llvm/MC/MCExpr.h"
|
|
|
|
#include "llvm/MC/MCInst.h"
|
2011-07-26 00:24:13 +00:00
|
|
|
#include "llvm/MC/MCRegisterInfo.h"
|
2011-07-08 01:53:10 +00:00
|
|
|
#include "llvm/MC/MCSubtargetInfo.h"
|
2011-07-26 00:24:13 +00:00
|
|
|
#include "llvm/MC/MCTargetAsmParser.h"
|
2009-09-15 00:27:25 +00:00
|
|
|
#include "llvm/Target/TargetRegistry.h"
|
2010-01-22 01:44:57 +00:00
|
|
|
#include "llvm/Support/SourceMgr.h"
|
2010-08-11 06:37:12 +00:00
|
|
|
#include "llvm/Support/raw_ostream.h"
|
2011-08-22 18:50:36 +00:00
|
|
|
#include "llvm/ADT/BitVector.h"
|
2011-07-08 21:06:23 +00:00
|
|
|
#include "llvm/ADT/OwningPtr.h"
|
2011-07-26 00:24:13 +00:00
|
|
|
#include "llvm/ADT/STLExtras.h"
|
2010-01-22 01:44:57 +00:00
|
|
|
#include "llvm/ADT/SmallVector.h"
|
2011-01-13 22:50:36 +00:00
|
|
|
#include "llvm/ADT/StringExtras.h"
|
2010-08-11 06:37:20 +00:00
|
|
|
#include "llvm/ADT/StringSwitch.h"
|
2010-01-22 01:44:57 +00:00
|
|
|
#include "llvm/ADT/Twine.h"
|
2011-07-08 01:53:10 +00:00
|
|
|
|
2009-09-15 00:27:25 +00:00
|
|
|
using namespace llvm;
|
|
|
|
|
2010-10-28 17:20:03 +00:00
|
|
|
namespace {
|
2010-11-06 21:42:12 +00:00
|
|
|
|
|
|
|
class ARMOperand;
|
2010-10-29 14:46:02 +00:00
|
|
|
|
2011-07-26 00:24:13 +00:00
|
|
|
class ARMAsmParser : public MCTargetAsmParser {
|
2011-07-09 05:47:46 +00:00
|
|
|
MCSubtargetInfo &STI;
|
2009-09-15 00:27:25 +00:00
|
|
|
MCAsmParser &Parser;
|
|
|
|
|
|
|
|
MCAsmParser &getParser() const { return Parser; }
|
|
|
|
MCAsmLexer &getLexer() const { return Parser.getLexer(); }
|
|
|
|
|
|
|
|
void Warning(SMLoc L, const Twine &Msg) { Parser.Warning(L, Msg); }
|
|
|
|
bool Error(SMLoc L, const Twine &Msg) { return Parser.Error(L, Msg); }
|
|
|
|
|
2011-07-26 17:10:22 +00:00
|
|
|
int tryParseRegister();
|
|
|
|
bool tryParseRegisterWithWriteBack(SmallVectorImpl<MCParsedAsmOperand*> &);
|
2011-07-26 20:41:24 +00:00
|
|
|
int tryParseShiftRegister(SmallVectorImpl<MCParsedAsmOperand*> &);
|
2011-07-26 17:10:22 +00:00
|
|
|
bool parseRegisterList(SmallVectorImpl<MCParsedAsmOperand*> &);
|
2011-08-03 23:50:40 +00:00
|
|
|
bool parseMemory(SmallVectorImpl<MCParsedAsmOperand*> &);
|
2011-07-26 17:10:22 +00:00
|
|
|
bool parseOperand(SmallVectorImpl<MCParsedAsmOperand*> &, StringRef Mnemonic);
|
|
|
|
bool parsePrefix(ARMMCExpr::VariantKind &RefKind);
|
|
|
|
const MCExpr *applyPrefixToExpr(const MCExpr *E,
|
2011-01-11 23:53:41 +00:00
|
|
|
MCSymbolRefExpr::VariantKind Variant);
|
|
|
|
|
2009-10-06 22:26:42 +00:00
|
|
|
|
2011-08-03 23:50:40 +00:00
|
|
|
bool parseMemRegOffsetShift(ARM_AM::ShiftOpc &ShiftType,
|
|
|
|
unsigned &ShiftAmount);
|
2011-07-26 17:10:22 +00:00
|
|
|
bool parseDirectiveWord(unsigned Size, SMLoc L);
|
|
|
|
bool parseDirectiveThumb(SMLoc L);
|
|
|
|
bool parseDirectiveThumbFunc(SMLoc L);
|
|
|
|
bool parseDirectiveCode(SMLoc L);
|
|
|
|
bool parseDirectiveSyntax(SMLoc L);
|
2009-10-15 20:48:48 +00:00
|
|
|
|
2011-07-26 17:10:22 +00:00
|
|
|
StringRef splitMnemonic(StringRef Mnemonic, unsigned &PredicationCode,
|
2011-07-19 20:10:31 +00:00
|
|
|
bool &CarrySetting, unsigned &ProcessorIMod);
|
2011-07-26 17:10:22 +00:00
|
|
|
void getMnemonicAcceptInfo(StringRef Mnemonic, bool &CanAcceptCarrySet,
|
2011-01-18 20:55:11 +00:00
|
|
|
bool &CanAcceptPredicationCode);
|
2010-10-29 14:46:02 +00:00
|
|
|
|
2011-07-08 01:53:10 +00:00
|
|
|
bool isThumb() const {
|
|
|
|
// FIXME: Can tablegen auto-generate this?
|
2011-07-09 05:47:46 +00:00
|
|
|
return (STI.getFeatureBits() & ARM::ModeThumb) != 0;
|
2011-07-08 01:53:10 +00:00
|
|
|
}
|
|
|
|
bool isThumbOne() const {
|
2011-07-09 05:47:46 +00:00
|
|
|
return isThumb() && (STI.getFeatureBits() & ARM::FeatureThumb2) == 0;
|
2011-07-08 01:53:10 +00:00
|
|
|
}
|
2011-08-16 20:45:50 +00:00
|
|
|
bool isThumbTwo() const {
|
|
|
|
return isThumb() && (STI.getFeatureBits() & ARM::FeatureThumb2);
|
|
|
|
}
|
2011-08-16 22:20:01 +00:00
|
|
|
bool hasV6Ops() const {
|
|
|
|
return STI.getFeatureBits() & ARM::HasV6Ops;
|
|
|
|
}
|
2011-07-08 22:36:29 +00:00
|
|
|
void SwitchMode() {
|
2011-07-09 05:47:46 +00:00
|
|
|
unsigned FB = ComputeAvailableFeatures(STI.ToggleFeature(ARM::ModeThumb));
|
|
|
|
setAvailableFeatures(FB);
|
2011-07-08 22:36:29 +00:00
|
|
|
}
|
2011-07-08 01:53:10 +00:00
|
|
|
|
2009-10-06 22:26:42 +00:00
|
|
|
/// @name Auto-generated Match Functions
|
|
|
|
/// {
|
2010-08-11 05:24:50 +00:00
|
|
|
|
2010-09-06 19:11:01 +00:00
|
|
|
#define GET_ASSEMBLER_HEADER
|
|
|
|
#include "ARMGenAsmMatcher.inc"
|
2009-10-06 22:26:42 +00:00
|
|
|
|
|
|
|
/// }
|
|
|
|
|
2011-07-25 20:14:50 +00:00
|
|
|
OperandMatchResultTy parseCoprocNumOperand(
|
2011-02-12 01:34:40 +00:00
|
|
|
SmallVectorImpl<MCParsedAsmOperand*>&);
|
2011-07-25 20:14:50 +00:00
|
|
|
OperandMatchResultTy parseCoprocRegOperand(
|
2011-02-12 01:34:40 +00:00
|
|
|
SmallVectorImpl<MCParsedAsmOperand*>&);
|
2011-07-25 20:14:50 +00:00
|
|
|
OperandMatchResultTy parseMemBarrierOptOperand(
|
2011-02-18 19:49:06 +00:00
|
|
|
SmallVectorImpl<MCParsedAsmOperand*>&);
|
2011-07-25 20:14:50 +00:00
|
|
|
OperandMatchResultTy parseProcIFlagsOperand(
|
2011-02-18 19:49:06 +00:00
|
|
|
SmallVectorImpl<MCParsedAsmOperand*>&);
|
2011-07-25 20:14:50 +00:00
|
|
|
OperandMatchResultTy parseMSRMaskOperand(
|
2011-02-18 19:49:06 +00:00
|
|
|
SmallVectorImpl<MCParsedAsmOperand*>&);
|
2011-07-21 17:23:04 +00:00
|
|
|
OperandMatchResultTy parsePKHImm(SmallVectorImpl<MCParsedAsmOperand*> &O,
|
|
|
|
StringRef Op, int Low, int High);
|
|
|
|
OperandMatchResultTy parsePKHLSLImm(SmallVectorImpl<MCParsedAsmOperand*> &O) {
|
|
|
|
return parsePKHImm(O, "lsl", 0, 31);
|
|
|
|
}
|
|
|
|
OperandMatchResultTy parsePKHASRImm(SmallVectorImpl<MCParsedAsmOperand*> &O) {
|
|
|
|
return parsePKHImm(O, "asr", 1, 32);
|
|
|
|
}
|
2011-07-22 17:44:50 +00:00
|
|
|
OperandMatchResultTy parseSetEndImm(SmallVectorImpl<MCParsedAsmOperand*>&);
|
2011-07-25 22:20:28 +00:00
|
|
|
OperandMatchResultTy parseShifterImm(SmallVectorImpl<MCParsedAsmOperand*>&);
|
2011-07-27 20:15:40 +00:00
|
|
|
OperandMatchResultTy parseRotImm(SmallVectorImpl<MCParsedAsmOperand*>&);
|
2011-07-28 21:34:26 +00:00
|
|
|
OperandMatchResultTy parseBitfield(SmallVectorImpl<MCParsedAsmOperand*>&);
|
2011-08-03 23:50:40 +00:00
|
|
|
OperandMatchResultTy parsePostIdxReg(SmallVectorImpl<MCParsedAsmOperand*>&);
|
2011-08-10 21:56:18 +00:00
|
|
|
OperandMatchResultTy parseAM3Offset(SmallVectorImpl<MCParsedAsmOperand*>&);
|
2011-03-31 23:26:08 +00:00
|
|
|
|
|
|
|
// Asm Match Converter Methods
|
2011-07-26 17:10:22 +00:00
|
|
|
bool cvtLdWriteBackRegAddrMode2(MCInst &Inst, unsigned Opcode,
|
2011-03-31 23:26:08 +00:00
|
|
|
const SmallVectorImpl<MCParsedAsmOperand*> &);
|
2011-08-11 19:22:40 +00:00
|
|
|
bool cvtStWriteBackRegAddrModeImm12(MCInst &Inst, unsigned Opcode,
|
|
|
|
const SmallVectorImpl<MCParsedAsmOperand*> &);
|
2011-07-26 17:10:22 +00:00
|
|
|
bool cvtStWriteBackRegAddrMode2(MCInst &Inst, unsigned Opcode,
|
2011-03-31 23:26:08 +00:00
|
|
|
const SmallVectorImpl<MCParsedAsmOperand*> &);
|
2011-08-11 21:17:22 +00:00
|
|
|
bool cvtStWriteBackRegAddrMode3(MCInst &Inst, unsigned Opcode,
|
|
|
|
const SmallVectorImpl<MCParsedAsmOperand*> &);
|
2011-08-03 23:50:40 +00:00
|
|
|
bool cvtLdExtTWriteBackImm(MCInst &Inst, unsigned Opcode,
|
|
|
|
const SmallVectorImpl<MCParsedAsmOperand*> &);
|
|
|
|
bool cvtLdExtTWriteBackReg(MCInst &Inst, unsigned Opcode,
|
|
|
|
const SmallVectorImpl<MCParsedAsmOperand*> &);
|
|
|
|
bool cvtStExtTWriteBackImm(MCInst &Inst, unsigned Opcode,
|
|
|
|
const SmallVectorImpl<MCParsedAsmOperand*> &);
|
|
|
|
bool cvtStExtTWriteBackReg(MCInst &Inst, unsigned Opcode,
|
|
|
|
const SmallVectorImpl<MCParsedAsmOperand*> &);
|
2011-08-10 20:29:19 +00:00
|
|
|
bool cvtLdrdPre(MCInst &Inst, unsigned Opcode,
|
|
|
|
const SmallVectorImpl<MCParsedAsmOperand*> &);
|
2011-08-11 20:28:23 +00:00
|
|
|
bool cvtStrdPre(MCInst &Inst, unsigned Opcode,
|
|
|
|
const SmallVectorImpl<MCParsedAsmOperand*> &);
|
2011-08-10 22:42:16 +00:00
|
|
|
bool cvtLdWriteBackRegAddrMode3(MCInst &Inst, unsigned Opcode,
|
|
|
|
const SmallVectorImpl<MCParsedAsmOperand*> &);
|
2011-08-19 22:07:46 +00:00
|
|
|
bool cvtThumbMultiply(MCInst &Inst, unsigned Opcode,
|
|
|
|
const SmallVectorImpl<MCParsedAsmOperand*> &);
|
2011-07-26 18:25:39 +00:00
|
|
|
|
|
|
|
bool validateInstruction(MCInst &Inst,
|
|
|
|
const SmallVectorImpl<MCParsedAsmOperand*> &Ops);
|
2011-08-11 17:35:48 +00:00
|
|
|
void processInstruction(MCInst &Inst,
|
|
|
|
const SmallVectorImpl<MCParsedAsmOperand*> &Ops);
|
2011-08-16 21:12:37 +00:00
|
|
|
bool shouldOmitCCOutOperand(StringRef Mnemonic,
|
|
|
|
SmallVectorImpl<MCParsedAsmOperand*> &Operands);
|
2011-07-26 18:25:39 +00:00
|
|
|
|
2009-09-15 00:27:25 +00:00
|
|
|
public:
|
2011-08-16 20:45:50 +00:00
|
|
|
enum ARMMatchResultTy {
|
2011-08-16 22:20:01 +00:00
|
|
|
Match_RequiresITBlock = FIRST_TARGET_MATCH_RESULT_TY,
|
|
|
|
Match_RequiresV6,
|
|
|
|
Match_RequiresThumb2
|
2011-08-16 20:45:50 +00:00
|
|
|
};
|
|
|
|
|
2011-07-09 05:47:46 +00:00
|
|
|
ARMAsmParser(MCSubtargetInfo &_STI, MCAsmParser &_Parser)
|
2011-07-26 00:24:13 +00:00
|
|
|
: MCTargetAsmParser(), STI(_STI), Parser(_Parser) {
|
2011-07-08 01:53:10 +00:00
|
|
|
MCAsmParserExtension::Initialize(_Parser);
|
2011-07-08 22:36:29 +00:00
|
|
|
|
2011-07-08 01:53:10 +00:00
|
|
|
// Initialize the set of available features.
|
2011-07-09 05:47:46 +00:00
|
|
|
setAvailableFeatures(ComputeAvailableFeatures(STI.getFeatureBits()));
|
2011-07-08 01:53:10 +00:00
|
|
|
}
|
2009-09-15 00:27:25 +00:00
|
|
|
|
2011-07-26 17:10:22 +00:00
|
|
|
// Implementation of the MCTargetAsmParser interface:
|
|
|
|
bool ParseRegister(unsigned &RegNo, SMLoc &StartLoc, SMLoc &EndLoc);
|
|
|
|
bool ParseInstruction(StringRef Name, SMLoc NameLoc,
|
2011-07-26 18:25:39 +00:00
|
|
|
SmallVectorImpl<MCParsedAsmOperand*> &Operands);
|
2011-07-26 17:10:22 +00:00
|
|
|
bool ParseDirective(AsmToken DirectiveID);
|
|
|
|
|
2011-08-16 20:45:50 +00:00
|
|
|
unsigned checkTargetMatchPredicate(MCInst &Inst);
|
|
|
|
|
2011-07-26 17:10:22 +00:00
|
|
|
bool MatchAndEmitInstruction(SMLoc IDLoc,
|
|
|
|
SmallVectorImpl<MCParsedAsmOperand*> &Operands,
|
|
|
|
MCStreamer &Out);
|
2009-09-15 00:27:25 +00:00
|
|
|
};
|
2010-10-29 14:46:02 +00:00
|
|
|
} // end anonymous namespace
|
|
|
|
|
2010-10-28 17:20:03 +00:00
|
|
|
namespace {
|
|
|
|
|
2009-10-06 22:26:42 +00:00
|
|
|
/// ARMOperand - Instances of this class represent a parsed ARM machine
|
|
|
|
/// instruction.
|
2010-11-06 21:42:12 +00:00
|
|
|
class ARMOperand : public MCParsedAsmOperand {
|
2010-04-02 22:27:05 +00:00
|
|
|
enum KindTy {
|
2010-08-11 06:36:53 +00:00
|
|
|
CondCode,
|
2010-12-06 18:21:12 +00:00
|
|
|
CCOut,
|
Remove the MCR asm parser hack and start using the custom target specific asm
parsing of operands introduced in r125030. As a small note, besides using a more
generic approach we can also have more descriptive output when debugging
llvm-mc, example:
mcr p7, #1, r5, c1, c1, #4
note: parsed instruction:
['mcr', <ARMCC::al>,
<coprocessor number: 7>,
1,
<register 73>,
<coprocessor register: 1>,
<coprocessor register: 1>,
4]
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@125052 91177308-0d34-0410-b5e6-96231b3b80d8
2011-02-07 21:41:25 +00:00
|
|
|
CoprocNum,
|
|
|
|
CoprocReg,
|
2009-10-13 22:19:02 +00:00
|
|
|
Immediate,
|
2011-02-07 22:09:15 +00:00
|
|
|
MemBarrierOpt,
|
2010-08-11 06:36:53 +00:00
|
|
|
Memory,
|
2011-08-03 23:50:40 +00:00
|
|
|
PostIndexRegister,
|
2011-02-18 19:45:59 +00:00
|
|
|
MSRMask,
|
2011-02-14 13:09:44 +00:00
|
|
|
ProcIFlags,
|
2010-08-11 06:36:53 +00:00
|
|
|
Register,
|
2010-11-06 19:56:04 +00:00
|
|
|
RegisterList,
|
2010-11-17 04:32:08 +00:00
|
|
|
DPRRegisterList,
|
|
|
|
SPRRegisterList,
|
2011-07-13 17:50:29 +00:00
|
|
|
ShiftedRegister,
|
2011-07-21 18:54:16 +00:00
|
|
|
ShiftedImmediate,
|
2011-07-25 22:20:28 +00:00
|
|
|
ShifterImmediate,
|
2011-07-27 20:15:40 +00:00
|
|
|
RotateImmediate,
|
2011-07-28 21:34:26 +00:00
|
|
|
BitfieldDescriptor,
|
2010-08-11 06:36:53 +00:00
|
|
|
Token
|
2009-10-06 22:26:42 +00:00
|
|
|
} Kind;
|
|
|
|
|
2010-04-02 22:27:05 +00:00
|
|
|
SMLoc StartLoc, EndLoc;
|
2010-11-18 21:50:54 +00:00
|
|
|
SmallVector<unsigned, 8> Registers;
|
2009-10-06 22:26:42 +00:00
|
|
|
|
|
|
|
union {
|
2010-08-11 06:36:53 +00:00
|
|
|
struct {
|
|
|
|
ARMCC::CondCodes Val;
|
|
|
|
} CC;
|
|
|
|
|
2011-02-07 22:09:15 +00:00
|
|
|
struct {
|
|
|
|
ARM_MB::MemBOpt Val;
|
|
|
|
} MBOpt;
|
|
|
|
|
Remove the MCR asm parser hack and start using the custom target specific asm
parsing of operands introduced in r125030. As a small note, besides using a more
generic approach we can also have more descriptive output when debugging
llvm-mc, example:
mcr p7, #1, r5, c1, c1, #4
note: parsed instruction:
['mcr', <ARMCC::al>,
<coprocessor number: 7>,
1,
<register 73>,
<coprocessor register: 1>,
<coprocessor register: 1>,
4]
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@125052 91177308-0d34-0410-b5e6-96231b3b80d8
2011-02-07 21:41:25 +00:00
|
|
|
struct {
|
|
|
|
unsigned Val;
|
|
|
|
} Cop;
|
|
|
|
|
2011-02-14 13:09:44 +00:00
|
|
|
struct {
|
|
|
|
ARM_PROC::IFlags Val;
|
|
|
|
} IFlags;
|
|
|
|
|
2011-02-18 19:45:59 +00:00
|
|
|
struct {
|
|
|
|
unsigned Val;
|
|
|
|
} MMask;
|
|
|
|
|
2009-10-06 22:26:42 +00:00
|
|
|
struct {
|
|
|
|
const char *Data;
|
|
|
|
unsigned Length;
|
|
|
|
} Tok;
|
|
|
|
|
|
|
|
struct {
|
|
|
|
unsigned RegNum;
|
|
|
|
} Reg;
|
|
|
|
|
2009-10-13 22:19:02 +00:00
|
|
|
struct {
|
|
|
|
const MCExpr *Val;
|
|
|
|
} Imm;
|
2010-10-29 14:46:02 +00:00
|
|
|
|
2011-01-10 15:26:21 +00:00
|
|
|
/// Combined record for all forms of ARM address expressions.
|
2009-10-06 22:26:42 +00:00
|
|
|
struct {
|
|
|
|
unsigned BaseRegNum;
|
2011-08-03 23:50:40 +00:00
|
|
|
// Offset is in OffsetReg or OffsetImm. If both are zero, no offset
|
|
|
|
// was specified.
|
|
|
|
const MCConstantExpr *OffsetImm; // Offset immediate value
|
|
|
|
unsigned OffsetRegNum; // Offset register num, when OffsetImm == NULL
|
|
|
|
ARM_AM::ShiftOpc ShiftType; // Shift type for OffsetReg
|
2011-08-05 22:03:36 +00:00
|
|
|
unsigned ShiftImm; // shift for OffsetReg.
|
2011-08-03 23:50:40 +00:00
|
|
|
unsigned isNegative : 1; // Negated OffsetReg? (~'U' bit)
|
2009-10-06 22:26:42 +00:00
|
|
|
} Mem;
|
2011-03-18 22:50:18 +00:00
|
|
|
|
2011-08-03 23:50:40 +00:00
|
|
|
struct {
|
|
|
|
unsigned RegNum;
|
2011-08-05 21:28:30 +00:00
|
|
|
bool isAdd;
|
|
|
|
ARM_AM::ShiftOpc ShiftTy;
|
|
|
|
unsigned ShiftImm;
|
2011-08-03 23:50:40 +00:00
|
|
|
} PostIdxReg;
|
|
|
|
|
2011-03-18 22:50:18 +00:00
|
|
|
struct {
|
2011-07-25 22:20:28 +00:00
|
|
|
bool isASR;
|
2011-07-13 17:50:29 +00:00
|
|
|
unsigned Imm;
|
2011-07-25 22:20:28 +00:00
|
|
|
} ShifterImm;
|
2011-07-13 17:50:29 +00:00
|
|
|
struct {
|
|
|
|
ARM_AM::ShiftOpc ShiftTy;
|
|
|
|
unsigned SrcReg;
|
|
|
|
unsigned ShiftReg;
|
|
|
|
unsigned ShiftImm;
|
2011-07-25 20:49:51 +00:00
|
|
|
} RegShiftedReg;
|
2011-07-21 18:54:16 +00:00
|
|
|
struct {
|
|
|
|
ARM_AM::ShiftOpc ShiftTy;
|
|
|
|
unsigned SrcReg;
|
|
|
|
unsigned ShiftImm;
|
2011-07-25 20:49:51 +00:00
|
|
|
} RegShiftedImm;
|
2011-07-27 20:15:40 +00:00
|
|
|
struct {
|
|
|
|
unsigned Imm;
|
|
|
|
} RotImm;
|
2011-07-28 21:34:26 +00:00
|
|
|
struct {
|
|
|
|
unsigned LSB;
|
|
|
|
unsigned Width;
|
|
|
|
} Bitfield;
|
2009-10-06 22:26:42 +00:00
|
|
|
};
|
2010-10-29 14:46:02 +00:00
|
|
|
|
2010-11-06 21:42:12 +00:00
|
|
|
ARMOperand(KindTy K) : MCParsedAsmOperand(), Kind(K) {}
|
|
|
|
public:
|
2010-04-02 22:27:05 +00:00
|
|
|
ARMOperand(const ARMOperand &o) : MCParsedAsmOperand() {
|
|
|
|
Kind = o.Kind;
|
|
|
|
StartLoc = o.StartLoc;
|
|
|
|
EndLoc = o.EndLoc;
|
|
|
|
switch (Kind) {
|
2010-08-11 06:36:53 +00:00
|
|
|
case CondCode:
|
|
|
|
CC = o.CC;
|
|
|
|
break;
|
2010-04-02 22:27:05 +00:00
|
|
|
case Token:
|
2010-08-11 06:36:53 +00:00
|
|
|
Tok = o.Tok;
|
2010-04-02 22:27:05 +00:00
|
|
|
break;
|
2010-12-06 18:21:12 +00:00
|
|
|
case CCOut:
|
2010-04-02 22:27:05 +00:00
|
|
|
case Register:
|
|
|
|
Reg = o.Reg;
|
|
|
|
break;
|
2010-11-06 19:56:04 +00:00
|
|
|
case RegisterList:
|
2010-11-17 04:32:08 +00:00
|
|
|
case DPRRegisterList:
|
|
|
|
case SPRRegisterList:
|
2010-11-18 21:50:54 +00:00
|
|
|
Registers = o.Registers;
|
2010-11-06 19:56:04 +00:00
|
|
|
break;
|
Remove the MCR asm parser hack and start using the custom target specific asm
parsing of operands introduced in r125030. As a small note, besides using a more
generic approach we can also have more descriptive output when debugging
llvm-mc, example:
mcr p7, #1, r5, c1, c1, #4
note: parsed instruction:
['mcr', <ARMCC::al>,
<coprocessor number: 7>,
1,
<register 73>,
<coprocessor register: 1>,
<coprocessor register: 1>,
4]
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@125052 91177308-0d34-0410-b5e6-96231b3b80d8
2011-02-07 21:41:25 +00:00
|
|
|
case CoprocNum:
|
|
|
|
case CoprocReg:
|
|
|
|
Cop = o.Cop;
|
|
|
|
break;
|
2010-04-02 22:27:05 +00:00
|
|
|
case Immediate:
|
|
|
|
Imm = o.Imm;
|
|
|
|
break;
|
2011-02-07 22:09:15 +00:00
|
|
|
case MemBarrierOpt:
|
|
|
|
MBOpt = o.MBOpt;
|
|
|
|
break;
|
2010-04-02 22:27:05 +00:00
|
|
|
case Memory:
|
|
|
|
Mem = o.Mem;
|
|
|
|
break;
|
2011-08-03 23:50:40 +00:00
|
|
|
case PostIndexRegister:
|
|
|
|
PostIdxReg = o.PostIdxReg;
|
|
|
|
break;
|
2011-02-18 19:45:59 +00:00
|
|
|
case MSRMask:
|
|
|
|
MMask = o.MMask;
|
|
|
|
break;
|
2011-02-14 13:09:44 +00:00
|
|
|
case ProcIFlags:
|
|
|
|
IFlags = o.IFlags;
|
2011-03-18 22:50:18 +00:00
|
|
|
break;
|
2011-07-25 22:20:28 +00:00
|
|
|
case ShifterImmediate:
|
|
|
|
ShifterImm = o.ShifterImm;
|
2011-03-18 22:50:18 +00:00
|
|
|
break;
|
2011-07-13 17:50:29 +00:00
|
|
|
case ShiftedRegister:
|
2011-07-25 20:49:51 +00:00
|
|
|
RegShiftedReg = o.RegShiftedReg;
|
2011-07-13 17:50:29 +00:00
|
|
|
break;
|
2011-07-21 18:54:16 +00:00
|
|
|
case ShiftedImmediate:
|
2011-07-25 20:49:51 +00:00
|
|
|
RegShiftedImm = o.RegShiftedImm;
|
2011-07-21 18:54:16 +00:00
|
|
|
break;
|
2011-07-27 20:15:40 +00:00
|
|
|
case RotateImmediate:
|
|
|
|
RotImm = o.RotImm;
|
|
|
|
break;
|
2011-07-28 21:34:26 +00:00
|
|
|
case BitfieldDescriptor:
|
|
|
|
Bitfield = o.Bitfield;
|
|
|
|
break;
|
2010-04-02 22:27:05 +00:00
|
|
|
}
|
|
|
|
}
|
2010-10-29 14:46:02 +00:00
|
|
|
|
2010-04-02 22:27:05 +00:00
|
|
|
/// getStartLoc - Get the location of the first token of this operand.
|
|
|
|
SMLoc getStartLoc() const { return StartLoc; }
|
|
|
|
/// getEndLoc - Get the location of the last token of this operand.
|
|
|
|
SMLoc getEndLoc() const { return EndLoc; }
|
2009-10-06 22:26:42 +00:00
|
|
|
|
2010-08-11 06:36:53 +00:00
|
|
|
ARMCC::CondCodes getCondCode() const {
|
|
|
|
assert(Kind == CondCode && "Invalid access!");
|
|
|
|
return CC.Val;
|
|
|
|
}
|
|
|
|
|
Remove the MCR asm parser hack and start using the custom target specific asm
parsing of operands introduced in r125030. As a small note, besides using a more
generic approach we can also have more descriptive output when debugging
llvm-mc, example:
mcr p7, #1, r5, c1, c1, #4
note: parsed instruction:
['mcr', <ARMCC::al>,
<coprocessor number: 7>,
1,
<register 73>,
<coprocessor register: 1>,
<coprocessor register: 1>,
4]
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@125052 91177308-0d34-0410-b5e6-96231b3b80d8
2011-02-07 21:41:25 +00:00
|
|
|
unsigned getCoproc() const {
|
|
|
|
assert((Kind == CoprocNum || Kind == CoprocReg) && "Invalid access!");
|
|
|
|
return Cop.Val;
|
|
|
|
}
|
|
|
|
|
2009-10-06 22:26:42 +00:00
|
|
|
StringRef getToken() const {
|
|
|
|
assert(Kind == Token && "Invalid access!");
|
|
|
|
return StringRef(Tok.Data, Tok.Length);
|
|
|
|
}
|
|
|
|
|
|
|
|
unsigned getReg() const {
|
2010-12-07 15:50:35 +00:00
|
|
|
assert((Kind == Register || Kind == CCOut) && "Invalid access!");
|
2010-11-09 22:44:22 +00:00
|
|
|
return Reg.RegNum;
|
2009-10-06 22:26:42 +00:00
|
|
|
}
|
|
|
|
|
2010-11-09 23:28:44 +00:00
|
|
|
const SmallVectorImpl<unsigned> &getRegList() const {
|
2010-11-17 04:32:08 +00:00
|
|
|
assert((Kind == RegisterList || Kind == DPRRegisterList ||
|
|
|
|
Kind == SPRRegisterList) && "Invalid access!");
|
2010-11-18 21:50:54 +00:00
|
|
|
return Registers;
|
2010-11-06 19:56:04 +00:00
|
|
|
}
|
|
|
|
|
2009-10-13 22:19:02 +00:00
|
|
|
const MCExpr *getImm() const {
|
|
|
|
assert(Kind == Immediate && "Invalid access!");
|
|
|
|
return Imm.Val;
|
|
|
|
}
|
|
|
|
|
2011-02-07 22:09:15 +00:00
|
|
|
ARM_MB::MemBOpt getMemBarrierOpt() const {
|
|
|
|
assert(Kind == MemBarrierOpt && "Invalid access!");
|
|
|
|
return MBOpt.Val;
|
|
|
|
}
|
|
|
|
|
2011-02-14 13:09:44 +00:00
|
|
|
ARM_PROC::IFlags getProcIFlags() const {
|
|
|
|
assert(Kind == ProcIFlags && "Invalid access!");
|
|
|
|
return IFlags.Val;
|
|
|
|
}
|
|
|
|
|
2011-02-18 19:45:59 +00:00
|
|
|
unsigned getMSRMask() const {
|
|
|
|
assert(Kind == MSRMask && "Invalid access!");
|
|
|
|
return MMask.Val;
|
|
|
|
}
|
|
|
|
|
Remove the MCR asm parser hack and start using the custom target specific asm
parsing of operands introduced in r125030. As a small note, besides using a more
generic approach we can also have more descriptive output when debugging
llvm-mc, example:
mcr p7, #1, r5, c1, c1, #4
note: parsed instruction:
['mcr', <ARMCC::al>,
<coprocessor number: 7>,
1,
<register 73>,
<coprocessor register: 1>,
<coprocessor register: 1>,
4]
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@125052 91177308-0d34-0410-b5e6-96231b3b80d8
2011-02-07 21:41:25 +00:00
|
|
|
bool isCoprocNum() const { return Kind == CoprocNum; }
|
|
|
|
bool isCoprocReg() const { return Kind == CoprocReg; }
|
2010-08-11 06:36:53 +00:00
|
|
|
bool isCondCode() const { return Kind == CondCode; }
|
2010-12-06 18:21:12 +00:00
|
|
|
bool isCCOut() const { return Kind == CCOut; }
|
2010-08-11 05:24:50 +00:00
|
|
|
bool isImm() const { return Kind == Immediate; }
|
2011-06-27 23:54:06 +00:00
|
|
|
bool isImm0_255() const {
|
|
|
|
if (Kind != Immediate)
|
|
|
|
return false;
|
|
|
|
const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
|
|
|
|
if (!CE) return false;
|
|
|
|
int64_t Value = CE->getValue();
|
|
|
|
return Value >= 0 && Value < 256;
|
|
|
|
}
|
2011-07-13 22:01:08 +00:00
|
|
|
bool isImm0_7() const {
|
|
|
|
if (Kind != Immediate)
|
|
|
|
return false;
|
|
|
|
const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
|
|
|
|
if (!CE) return false;
|
|
|
|
int64_t Value = CE->getValue();
|
|
|
|
return Value >= 0 && Value < 8;
|
|
|
|
}
|
|
|
|
bool isImm0_15() const {
|
|
|
|
if (Kind != Immediate)
|
|
|
|
return false;
|
|
|
|
const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
|
|
|
|
if (!CE) return false;
|
|
|
|
int64_t Value = CE->getValue();
|
|
|
|
return Value >= 0 && Value < 16;
|
|
|
|
}
|
2011-07-21 23:26:25 +00:00
|
|
|
bool isImm0_31() const {
|
|
|
|
if (Kind != Immediate)
|
|
|
|
return false;
|
|
|
|
const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
|
|
|
|
if (!CE) return false;
|
|
|
|
int64_t Value = CE->getValue();
|
|
|
|
return Value >= 0 && Value < 32;
|
|
|
|
}
|
2011-07-25 23:09:14 +00:00
|
|
|
bool isImm1_16() const {
|
|
|
|
if (Kind != Immediate)
|
|
|
|
return false;
|
|
|
|
const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
|
|
|
|
if (!CE) return false;
|
|
|
|
int64_t Value = CE->getValue();
|
|
|
|
return Value > 0 && Value < 17;
|
|
|
|
}
|
2011-07-22 23:16:18 +00:00
|
|
|
bool isImm1_32() const {
|
|
|
|
if (Kind != Immediate)
|
|
|
|
return false;
|
|
|
|
const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
|
|
|
|
if (!CE) return false;
|
|
|
|
int64_t Value = CE->getValue();
|
|
|
|
return Value > 0 && Value < 33;
|
|
|
|
}
|
2011-07-13 20:10:10 +00:00
|
|
|
bool isImm0_65535() const {
|
|
|
|
if (Kind != Immediate)
|
|
|
|
return false;
|
|
|
|
const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
|
|
|
|
if (!CE) return false;
|
|
|
|
int64_t Value = CE->getValue();
|
|
|
|
return Value >= 0 && Value < 65536;
|
|
|
|
}
|
2011-07-19 19:13:28 +00:00
|
|
|
bool isImm0_65535Expr() const {
|
|
|
|
if (Kind != Immediate)
|
|
|
|
return false;
|
|
|
|
const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
|
|
|
|
// If it's not a constant expression, it'll generate a fixup and be
|
|
|
|
// handled later.
|
|
|
|
if (!CE) return true;
|
|
|
|
int64_t Value = CE->getValue();
|
|
|
|
return Value >= 0 && Value < 65536;
|
|
|
|
}
|
2011-07-26 16:24:27 +00:00
|
|
|
bool isImm24bit() const {
|
|
|
|
if (Kind != Immediate)
|
|
|
|
return false;
|
|
|
|
const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
|
|
|
|
if (!CE) return false;
|
|
|
|
int64_t Value = CE->getValue();
|
|
|
|
return Value >= 0 && Value <= 0xffffff;
|
|
|
|
}
|
2011-08-17 21:51:27 +00:00
|
|
|
bool isImmThumbSR() const {
|
|
|
|
if (Kind != Immediate)
|
|
|
|
return false;
|
|
|
|
const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
|
|
|
|
if (!CE) return false;
|
|
|
|
int64_t Value = CE->getValue();
|
|
|
|
return Value > 0 && Value < 33;
|
|
|
|
}
|
2011-07-21 17:23:04 +00:00
|
|
|
bool isPKHLSLImm() const {
|
|
|
|
if (Kind != Immediate)
|
|
|
|
return false;
|
|
|
|
const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
|
|
|
|
if (!CE) return false;
|
|
|
|
int64_t Value = CE->getValue();
|
|
|
|
return Value >= 0 && Value < 32;
|
|
|
|
}
|
|
|
|
bool isPKHASRImm() const {
|
|
|
|
if (Kind != Immediate)
|
|
|
|
return false;
|
|
|
|
const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
|
|
|
|
if (!CE) return false;
|
|
|
|
int64_t Value = CE->getValue();
|
|
|
|
return Value > 0 && Value <= 32;
|
|
|
|
}
|
2011-07-19 16:50:30 +00:00
|
|
|
bool isARMSOImm() const {
|
|
|
|
if (Kind != Immediate)
|
|
|
|
return false;
|
|
|
|
const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
|
|
|
|
if (!CE) return false;
|
|
|
|
int64_t Value = CE->getValue();
|
|
|
|
return ARM_AM::getSOImmVal(Value) != -1;
|
|
|
|
}
|
2011-06-27 23:54:06 +00:00
|
|
|
bool isT2SOImm() const {
|
|
|
|
if (Kind != Immediate)
|
|
|
|
return false;
|
|
|
|
const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
|
|
|
|
if (!CE) return false;
|
|
|
|
int64_t Value = CE->getValue();
|
|
|
|
return ARM_AM::getT2SOImmVal(Value) != -1;
|
|
|
|
}
|
2011-07-22 17:44:50 +00:00
|
|
|
bool isSetEndImm() const {
|
|
|
|
if (Kind != Immediate)
|
|
|
|
return false;
|
|
|
|
const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
|
|
|
|
if (!CE) return false;
|
|
|
|
int64_t Value = CE->getValue();
|
|
|
|
return Value == 1 || Value == 0;
|
|
|
|
}
|
2010-11-08 00:32:40 +00:00
|
|
|
bool isReg() const { return Kind == Register; }
|
2010-11-06 19:56:04 +00:00
|
|
|
bool isRegList() const { return Kind == RegisterList; }
|
2010-11-17 04:32:08 +00:00
|
|
|
bool isDPRRegList() const { return Kind == DPRRegisterList; }
|
|
|
|
bool isSPRRegList() const { return Kind == SPRRegisterList; }
|
2010-10-29 00:27:31 +00:00
|
|
|
bool isToken() const { return Kind == Token; }
|
2011-02-07 22:09:15 +00:00
|
|
|
bool isMemBarrierOpt() const { return Kind == MemBarrierOpt; }
|
2010-10-29 00:27:31 +00:00
|
|
|
bool isMemory() const { return Kind == Memory; }
|
2011-07-25 22:20:28 +00:00
|
|
|
bool isShifterImm() const { return Kind == ShifterImmediate; }
|
2011-07-25 20:49:51 +00:00
|
|
|
bool isRegShiftedReg() const { return Kind == ShiftedRegister; }
|
|
|
|
bool isRegShiftedImm() const { return Kind == ShiftedImmediate; }
|
2011-07-27 20:15:40 +00:00
|
|
|
bool isRotImm() const { return Kind == RotateImmediate; }
|
2011-07-28 21:34:26 +00:00
|
|
|
bool isBitfield() const { return Kind == BitfieldDescriptor; }
|
2011-08-05 21:28:30 +00:00
|
|
|
bool isPostIdxRegShifted() const { return Kind == PostIndexRegister; }
|
|
|
|
bool isPostIdxReg() const {
|
|
|
|
return Kind == PostIndexRegister && PostIdxReg.ShiftTy == ARM_AM::no_shift;
|
|
|
|
}
|
2011-08-03 23:50:40 +00:00
|
|
|
bool isMemNoOffset() const {
|
|
|
|
if (Kind != Memory)
|
2011-03-31 23:26:08 +00:00
|
|
|
return false;
|
2011-08-03 23:50:40 +00:00
|
|
|
// No offset of any kind.
|
|
|
|
return Mem.OffsetRegNum == 0 && Mem.OffsetImm == 0;
|
2011-03-31 23:26:08 +00:00
|
|
|
}
|
2011-08-03 23:50:40 +00:00
|
|
|
bool isAddrMode2() const {
|
|
|
|
if (Kind != Memory)
|
2011-04-04 17:18:19 +00:00
|
|
|
return false;
|
2011-08-03 23:50:40 +00:00
|
|
|
// Check for register offset.
|
|
|
|
if (Mem.OffsetRegNum) return true;
|
|
|
|
// Immediate offset in range [-4095, 4095].
|
|
|
|
if (!Mem.OffsetImm) return true;
|
|
|
|
int64_t Val = Mem.OffsetImm->getValue();
|
|
|
|
return Val > -4096 && Val < 4096;
|
|
|
|
}
|
2011-08-04 23:01:30 +00:00
|
|
|
bool isAM2OffsetImm() const {
|
|
|
|
if (Kind != Immediate)
|
|
|
|
return false;
|
|
|
|
// Immediate offset in range [-4095, 4095].
|
|
|
|
const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
|
|
|
|
if (!CE) return false;
|
|
|
|
int64_t Val = CE->getValue();
|
|
|
|
return Val > -4096 && Val < 4096;
|
|
|
|
}
|
2011-08-10 20:29:19 +00:00
|
|
|
bool isAddrMode3() const {
|
|
|
|
if (Kind != Memory)
|
|
|
|
return false;
|
|
|
|
// No shifts are legal for AM3.
|
|
|
|
if (Mem.ShiftType != ARM_AM::no_shift) return false;
|
|
|
|
// Check for register offset.
|
|
|
|
if (Mem.OffsetRegNum) return true;
|
|
|
|
// Immediate offset in range [-255, 255].
|
|
|
|
if (!Mem.OffsetImm) return true;
|
|
|
|
int64_t Val = Mem.OffsetImm->getValue();
|
|
|
|
return Val > -256 && Val < 256;
|
|
|
|
}
|
|
|
|
bool isAM3Offset() const {
|
|
|
|
if (Kind != Immediate && Kind != PostIndexRegister)
|
|
|
|
return false;
|
|
|
|
if (Kind == PostIndexRegister)
|
|
|
|
return PostIdxReg.ShiftTy == ARM_AM::no_shift;
|
|
|
|
// Immediate offset in range [-255, 255].
|
|
|
|
const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
|
|
|
|
if (!CE) return false;
|
|
|
|
int64_t Val = CE->getValue();
|
2011-08-10 21:56:18 +00:00
|
|
|
// Special case, #-0 is INT32_MIN.
|
|
|
|
return (Val > -256 && Val < 256) || Val == INT32_MIN;
|
2011-08-10 20:29:19 +00:00
|
|
|
}
|
2011-08-03 23:50:40 +00:00
|
|
|
bool isAddrMode5() const {
|
|
|
|
if (Kind != Memory)
|
2011-04-04 17:18:19 +00:00
|
|
|
return false;
|
2011-08-03 23:50:40 +00:00
|
|
|
// Check for register offset.
|
|
|
|
if (Mem.OffsetRegNum) return false;
|
|
|
|
// Immediate offset in range [-1020, 1020] and a multiple of 4.
|
|
|
|
if (!Mem.OffsetImm) return true;
|
|
|
|
int64_t Val = Mem.OffsetImm->getValue();
|
|
|
|
return Val >= -1020 && Val <= 1020 && ((Val & 3) == 0);
|
|
|
|
}
|
|
|
|
bool isMemRegOffset() const {
|
|
|
|
if (Kind != Memory || !Mem.OffsetRegNum)
|
2011-04-04 17:18:19 +00:00
|
|
|
return false;
|
|
|
|
return true;
|
|
|
|
}
|
2011-08-03 23:50:40 +00:00
|
|
|
bool isMemThumbRR() const {
|
|
|
|
// Thumb reg+reg addressing is simple. Just two registers, a base and
|
|
|
|
// an offset. No shifts, negations or any other complicating factors.
|
|
|
|
if (Kind != Memory || !Mem.OffsetRegNum || Mem.isNegative ||
|
|
|
|
Mem.ShiftType != ARM_AM::no_shift)
|
2010-11-08 23:49:57 +00:00
|
|
|
return false;
|
2011-08-19 17:55:24 +00:00
|
|
|
return isARMLowRegister(Mem.BaseRegNum) &&
|
|
|
|
(!Mem.OffsetRegNum || isARMLowRegister(Mem.OffsetRegNum));
|
|
|
|
}
|
|
|
|
bool isMemThumbRIs4() const {
|
|
|
|
if (Kind != Memory || Mem.OffsetRegNum != 0 ||
|
|
|
|
!isARMLowRegister(Mem.BaseRegNum))
|
|
|
|
return false;
|
|
|
|
// Immediate offset, multiple of 4 in range [0, 124].
|
|
|
|
if (!Mem.OffsetImm) return true;
|
|
|
|
int64_t Val = Mem.OffsetImm->getValue();
|
2011-08-19 18:13:48 +00:00
|
|
|
return Val >= 0 && Val <= 124 && (Val % 4) == 0;
|
|
|
|
}
|
2011-08-19 18:55:51 +00:00
|
|
|
bool isMemThumbRIs2() const {
|
|
|
|
if (Kind != Memory || Mem.OffsetRegNum != 0 ||
|
|
|
|
!isARMLowRegister(Mem.BaseRegNum))
|
|
|
|
return false;
|
|
|
|
// Immediate offset, multiple of 4 in range [0, 62].
|
|
|
|
if (!Mem.OffsetImm) return true;
|
|
|
|
int64_t Val = Mem.OffsetImm->getValue();
|
|
|
|
return Val >= 0 && Val <= 62 && (Val % 2) == 0;
|
|
|
|
}
|
2011-08-19 18:49:59 +00:00
|
|
|
bool isMemThumbRIs1() const {
|
|
|
|
if (Kind != Memory || Mem.OffsetRegNum != 0 ||
|
|
|
|
!isARMLowRegister(Mem.BaseRegNum))
|
|
|
|
return false;
|
|
|
|
// Immediate offset in range [0, 31].
|
|
|
|
if (!Mem.OffsetImm) return true;
|
|
|
|
int64_t Val = Mem.OffsetImm->getValue();
|
|
|
|
return Val >= 0 && Val <= 31;
|
|
|
|
}
|
2011-08-19 18:13:48 +00:00
|
|
|
bool isMemThumbSPI() const {
|
|
|
|
if (Kind != Memory || Mem.OffsetRegNum != 0 || Mem.BaseRegNum != ARM::SP)
|
|
|
|
return false;
|
|
|
|
// Immediate offset, multiple of 4 in range [0, 1020].
|
|
|
|
if (!Mem.OffsetImm) return true;
|
|
|
|
int64_t Val = Mem.OffsetImm->getValue();
|
|
|
|
return Val >= 0 && Val <= 1020 && (Val % 4) == 0;
|
2011-03-24 21:04:58 +00:00
|
|
|
}
|
2011-08-03 23:50:40 +00:00
|
|
|
bool isMemImm8Offset() const {
|
|
|
|
if (Kind != Memory || Mem.OffsetRegNum != 0)
|
2010-12-14 03:36:38 +00:00
|
|
|
return false;
|
2011-08-03 23:50:40 +00:00
|
|
|
// Immediate offset in range [-255, 255].
|
|
|
|
if (!Mem.OffsetImm) return true;
|
|
|
|
int64_t Val = Mem.OffsetImm->getValue();
|
|
|
|
return Val > -256 && Val < 256;
|
2010-12-14 03:36:38 +00:00
|
|
|
}
|
2011-08-03 23:50:40 +00:00
|
|
|
bool isMemImm12Offset() const {
|
2011-08-08 20:59:31 +00:00
|
|
|
// If we have an immediate that's not a constant, treat it as a label
|
|
|
|
// reference needing a fixup. If it is a constant, it's something else
|
|
|
|
// and we reject it.
|
|
|
|
if (Kind == Immediate && !isa<MCConstantExpr>(getImm()))
|
|
|
|
return true;
|
|
|
|
|
2011-08-03 23:50:40 +00:00
|
|
|
if (Kind != Memory || Mem.OffsetRegNum != 0)
|
2010-11-30 07:44:32 +00:00
|
|
|
return false;
|
2011-08-03 23:50:40 +00:00
|
|
|
// Immediate offset in range [-4095, 4095].
|
|
|
|
if (!Mem.OffsetImm) return true;
|
|
|
|
int64_t Val = Mem.OffsetImm->getValue();
|
|
|
|
return Val > -4096 && Val < 4096;
|
|
|
|
}
|
|
|
|
bool isPostIdxImm8() const {
|
|
|
|
if (Kind != Immediate)
|
|
|
|
return false;
|
|
|
|
const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
|
2010-11-30 07:44:32 +00:00
|
|
|
if (!CE) return false;
|
2011-08-03 23:50:40 +00:00
|
|
|
int64_t Val = CE->getValue();
|
|
|
|
return Val > -256 && Val < 256;
|
2010-11-30 07:44:32 +00:00
|
|
|
}
|
2011-08-03 23:50:40 +00:00
|
|
|
|
2011-02-18 19:45:59 +00:00
|
|
|
bool isMSRMask() const { return Kind == MSRMask; }
|
2011-02-14 13:09:44 +00:00
|
|
|
bool isProcIFlags() const { return Kind == ProcIFlags; }
|
2010-08-11 05:24:50 +00:00
|
|
|
|
|
|
|
void addExpr(MCInst &Inst, const MCExpr *Expr) const {
|
2010-10-29 00:27:31 +00:00
|
|
|
// Add as immediates when possible. Null MCExpr = 0.
|
|
|
|
if (Expr == 0)
|
|
|
|
Inst.addOperand(MCOperand::CreateImm(0));
|
|
|
|
else if (const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(Expr))
|
2010-08-11 05:24:50 +00:00
|
|
|
Inst.addOperand(MCOperand::CreateImm(CE->getValue()));
|
|
|
|
else
|
|
|
|
Inst.addOperand(MCOperand::CreateExpr(Expr));
|
|
|
|
}
|
|
|
|
|
2010-08-11 06:36:53 +00:00
|
|
|
void addCondCodeOperands(MCInst &Inst, unsigned N) const {
|
2010-08-11 06:37:20 +00:00
|
|
|
assert(N == 2 && "Invalid number of operands!");
|
2010-08-11 06:36:53 +00:00
|
|
|
Inst.addOperand(MCOperand::CreateImm(unsigned(getCondCode())));
|
2010-12-06 18:30:57 +00:00
|
|
|
unsigned RegNum = getCondCode() == ARMCC::AL ? 0: ARM::CPSR;
|
|
|
|
Inst.addOperand(MCOperand::CreateReg(RegNum));
|
2010-08-11 06:36:53 +00:00
|
|
|
}
|
|
|
|
|
Remove the MCR asm parser hack and start using the custom target specific asm
parsing of operands introduced in r125030. As a small note, besides using a more
generic approach we can also have more descriptive output when debugging
llvm-mc, example:
mcr p7, #1, r5, c1, c1, #4
note: parsed instruction:
['mcr', <ARMCC::al>,
<coprocessor number: 7>,
1,
<register 73>,
<coprocessor register: 1>,
<coprocessor register: 1>,
4]
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@125052 91177308-0d34-0410-b5e6-96231b3b80d8
2011-02-07 21:41:25 +00:00
|
|
|
void addCoprocNumOperands(MCInst &Inst, unsigned N) const {
|
|
|
|
assert(N == 1 && "Invalid number of operands!");
|
|
|
|
Inst.addOperand(MCOperand::CreateImm(getCoproc()));
|
|
|
|
}
|
|
|
|
|
|
|
|
void addCoprocRegOperands(MCInst &Inst, unsigned N) const {
|
|
|
|
assert(N == 1 && "Invalid number of operands!");
|
|
|
|
Inst.addOperand(MCOperand::CreateImm(getCoproc()));
|
|
|
|
}
|
|
|
|
|
2010-12-06 18:21:12 +00:00
|
|
|
void addCCOutOperands(MCInst &Inst, unsigned N) const {
|
|
|
|
assert(N == 1 && "Invalid number of operands!");
|
|
|
|
Inst.addOperand(MCOperand::CreateReg(getReg()));
|
|
|
|
}
|
|
|
|
|
2009-10-06 22:26:42 +00:00
|
|
|
void addRegOperands(MCInst &Inst, unsigned N) const {
|
|
|
|
assert(N == 1 && "Invalid number of operands!");
|
|
|
|
Inst.addOperand(MCOperand::CreateReg(getReg()));
|
|
|
|
}
|
|
|
|
|
2011-07-25 20:49:51 +00:00
|
|
|
void addRegShiftedRegOperands(MCInst &Inst, unsigned N) const {
|
2011-07-13 17:50:29 +00:00
|
|
|
assert(N == 3 && "Invalid number of operands!");
|
2011-07-25 20:49:51 +00:00
|
|
|
assert(isRegShiftedReg() && "addRegShiftedRegOperands() on non RegShiftedReg!");
|
|
|
|
Inst.addOperand(MCOperand::CreateReg(RegShiftedReg.SrcReg));
|
|
|
|
Inst.addOperand(MCOperand::CreateReg(RegShiftedReg.ShiftReg));
|
2011-07-13 17:50:29 +00:00
|
|
|
Inst.addOperand(MCOperand::CreateImm(
|
2011-07-25 20:49:51 +00:00
|
|
|
ARM_AM::getSORegOpc(RegShiftedReg.ShiftTy, RegShiftedReg.ShiftImm)));
|
2011-07-13 17:50:29 +00:00
|
|
|
}
|
|
|
|
|
2011-07-25 20:49:51 +00:00
|
|
|
void addRegShiftedImmOperands(MCInst &Inst, unsigned N) const {
|
2011-07-21 23:38:37 +00:00
|
|
|
assert(N == 2 && "Invalid number of operands!");
|
2011-07-25 20:49:51 +00:00
|
|
|
assert(isRegShiftedImm() && "addRegShiftedImmOperands() on non RegShiftedImm!");
|
|
|
|
Inst.addOperand(MCOperand::CreateReg(RegShiftedImm.SrcReg));
|
2011-07-21 18:54:16 +00:00
|
|
|
Inst.addOperand(MCOperand::CreateImm(
|
2011-07-25 20:49:51 +00:00
|
|
|
ARM_AM::getSORegOpc(RegShiftedImm.ShiftTy, RegShiftedImm.ShiftImm)));
|
2011-07-21 18:54:16 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
|
2011-07-25 22:20:28 +00:00
|
|
|
void addShifterImmOperands(MCInst &Inst, unsigned N) const {
|
2011-03-18 22:50:18 +00:00
|
|
|
assert(N == 1 && "Invalid number of operands!");
|
2011-07-25 22:20:28 +00:00
|
|
|
Inst.addOperand(MCOperand::CreateImm((ShifterImm.isASR << 5) |
|
|
|
|
ShifterImm.Imm));
|
2011-03-18 22:50:18 +00:00
|
|
|
}
|
|
|
|
|
2010-11-08 23:49:57 +00:00
|
|
|
void addRegListOperands(MCInst &Inst, unsigned N) const {
|
2010-11-09 22:44:22 +00:00
|
|
|
assert(N == 1 && "Invalid number of operands!");
|
2010-11-09 23:28:44 +00:00
|
|
|
const SmallVectorImpl<unsigned> &RegList = getRegList();
|
|
|
|
for (SmallVectorImpl<unsigned>::const_iterator
|
2010-11-09 22:44:22 +00:00
|
|
|
I = RegList.begin(), E = RegList.end(); I != E; ++I)
|
|
|
|
Inst.addOperand(MCOperand::CreateReg(*I));
|
2010-11-08 23:49:57 +00:00
|
|
|
}
|
|
|
|
|
2010-11-17 04:32:08 +00:00
|
|
|
void addDPRRegListOperands(MCInst &Inst, unsigned N) const {
|
|
|
|
addRegListOperands(Inst, N);
|
|
|
|
}
|
|
|
|
|
|
|
|
void addSPRRegListOperands(MCInst &Inst, unsigned N) const {
|
|
|
|
addRegListOperands(Inst, N);
|
|
|
|
}
|
|
|
|
|
2011-07-27 20:15:40 +00:00
|
|
|
void addRotImmOperands(MCInst &Inst, unsigned N) const {
|
|
|
|
assert(N == 1 && "Invalid number of operands!");
|
|
|
|
// Encoded as val>>3. The printer handles display as 8, 16, 24.
|
|
|
|
Inst.addOperand(MCOperand::CreateImm(RotImm.Imm >> 3));
|
|
|
|
}
|
|
|
|
|
2011-07-28 21:34:26 +00:00
|
|
|
void addBitfieldOperands(MCInst &Inst, unsigned N) const {
|
|
|
|
assert(N == 1 && "Invalid number of operands!");
|
|
|
|
// Munge the lsb/width into a bitfield mask.
|
|
|
|
unsigned lsb = Bitfield.LSB;
|
|
|
|
unsigned width = Bitfield.Width;
|
|
|
|
// Make a 32-bit mask w/ the referenced bits clear and all other bits set.
|
|
|
|
uint32_t Mask = ~(((uint32_t)0xffffffff >> lsb) << (32 - width) >>
|
|
|
|
(32 - (lsb + width)));
|
|
|
|
Inst.addOperand(MCOperand::CreateImm(Mask));
|
|
|
|
}
|
|
|
|
|
2010-08-11 05:24:50 +00:00
|
|
|
void addImmOperands(MCInst &Inst, unsigned N) const {
|
2011-06-27 23:54:06 +00:00
|
|
|
assert(N == 1 && "Invalid number of operands!");
|
|
|
|
addExpr(Inst, getImm());
|
|
|
|
}
|
|
|
|
|
|
|
|
void addImm0_255Operands(MCInst &Inst, unsigned N) const {
|
|
|
|
assert(N == 1 && "Invalid number of operands!");
|
|
|
|
addExpr(Inst, getImm());
|
|
|
|
}
|
|
|
|
|
2011-07-13 22:01:08 +00:00
|
|
|
void addImm0_7Operands(MCInst &Inst, unsigned N) const {
|
|
|
|
assert(N == 1 && "Invalid number of operands!");
|
|
|
|
addExpr(Inst, getImm());
|
|
|
|
}
|
|
|
|
|
|
|
|
void addImm0_15Operands(MCInst &Inst, unsigned N) const {
|
2011-07-21 23:26:25 +00:00
|
|
|
assert(N == 1 && "Invalid number of operands!");
|
|
|
|
addExpr(Inst, getImm());
|
|
|
|
}
|
|
|
|
|
|
|
|
void addImm0_31Operands(MCInst &Inst, unsigned N) const {
|
2011-07-13 22:01:08 +00:00
|
|
|
assert(N == 1 && "Invalid number of operands!");
|
|
|
|
addExpr(Inst, getImm());
|
|
|
|
}
|
|
|
|
|
2011-07-25 23:09:14 +00:00
|
|
|
void addImm1_16Operands(MCInst &Inst, unsigned N) const {
|
|
|
|
assert(N == 1 && "Invalid number of operands!");
|
|
|
|
// The constant encodes as the immediate-1, and we store in the instruction
|
|
|
|
// the bits as encoded, so subtract off one here.
|
|
|
|
const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
|
|
|
|
Inst.addOperand(MCOperand::CreateImm(CE->getValue() - 1));
|
|
|
|
}
|
|
|
|
|
2011-07-22 23:16:18 +00:00
|
|
|
void addImm1_32Operands(MCInst &Inst, unsigned N) const {
|
|
|
|
assert(N == 1 && "Invalid number of operands!");
|
|
|
|
// The constant encodes as the immediate-1, and we store in the instruction
|
|
|
|
// the bits as encoded, so subtract off one here.
|
|
|
|
const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
|
|
|
|
Inst.addOperand(MCOperand::CreateImm(CE->getValue() - 1));
|
|
|
|
}
|
|
|
|
|
2011-07-13 20:10:10 +00:00
|
|
|
void addImm0_65535Operands(MCInst &Inst, unsigned N) const {
|
|
|
|
assert(N == 1 && "Invalid number of operands!");
|
|
|
|
addExpr(Inst, getImm());
|
|
|
|
}
|
|
|
|
|
2011-07-19 19:13:28 +00:00
|
|
|
void addImm0_65535ExprOperands(MCInst &Inst, unsigned N) const {
|
|
|
|
assert(N == 1 && "Invalid number of operands!");
|
|
|
|
addExpr(Inst, getImm());
|
2011-07-26 16:24:27 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
void addImm24bitOperands(MCInst &Inst, unsigned N) const {
|
|
|
|
assert(N == 1 && "Invalid number of operands!");
|
|
|
|
addExpr(Inst, getImm());
|
2011-08-17 21:51:27 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
void addImmThumbSROperands(MCInst &Inst, unsigned N) const {
|
|
|
|
assert(N == 1 && "Invalid number of operands!");
|
|
|
|
// The constant encodes as the immediate, except for 32, which encodes as
|
|
|
|
// zero.
|
|
|
|
const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
|
|
|
|
unsigned Imm = CE->getValue();
|
|
|
|
Inst.addOperand(MCOperand::CreateImm((Imm == 32 ? 0 : Imm)));
|
2011-07-19 19:13:28 +00:00
|
|
|
}
|
|
|
|
|
2011-07-21 17:23:04 +00:00
|
|
|
void addPKHLSLImmOperands(MCInst &Inst, unsigned N) const {
|
|
|
|
assert(N == 1 && "Invalid number of operands!");
|
|
|
|
addExpr(Inst, getImm());
|
|
|
|
}
|
|
|
|
|
|
|
|
void addPKHASRImmOperands(MCInst &Inst, unsigned N) const {
|
|
|
|
assert(N == 1 && "Invalid number of operands!");
|
|
|
|
// An ASR value of 32 encodes as 0, so that's how we want to add it to
|
|
|
|
// the instruction as well.
|
|
|
|
const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
|
|
|
|
int Val = CE->getValue();
|
|
|
|
Inst.addOperand(MCOperand::CreateImm(Val == 32 ? 0 : Val));
|
|
|
|
}
|
|
|
|
|
2011-07-19 16:50:30 +00:00
|
|
|
void addARMSOImmOperands(MCInst &Inst, unsigned N) const {
|
|
|
|
assert(N == 1 && "Invalid number of operands!");
|
|
|
|
addExpr(Inst, getImm());
|
|
|
|
}
|
|
|
|
|
2011-06-27 23:54:06 +00:00
|
|
|
void addT2SOImmOperands(MCInst &Inst, unsigned N) const {
|
2010-08-11 05:24:50 +00:00
|
|
|
assert(N == 1 && "Invalid number of operands!");
|
|
|
|
addExpr(Inst, getImm());
|
|
|
|
}
|
2010-10-29 14:46:02 +00:00
|
|
|
|
2011-07-22 17:44:50 +00:00
|
|
|
void addSetEndImmOperands(MCInst &Inst, unsigned N) const {
|
|
|
|
assert(N == 1 && "Invalid number of operands!");
|
|
|
|
addExpr(Inst, getImm());
|
|
|
|
}
|
|
|
|
|
2011-02-07 22:09:15 +00:00
|
|
|
void addMemBarrierOptOperands(MCInst &Inst, unsigned N) const {
|
|
|
|
assert(N == 1 && "Invalid number of operands!");
|
|
|
|
Inst.addOperand(MCOperand::CreateImm(unsigned(getMemBarrierOpt())));
|
|
|
|
}
|
|
|
|
|
2011-08-03 23:50:40 +00:00
|
|
|
void addMemNoOffsetOperands(MCInst &Inst, unsigned N) const {
|
|
|
|
assert(N == 1 && "Invalid number of operands!");
|
|
|
|
Inst.addOperand(MCOperand::CreateReg(Mem.BaseRegNum));
|
2011-03-24 21:04:58 +00:00
|
|
|
}
|
|
|
|
|
2011-08-03 23:50:40 +00:00
|
|
|
void addAddrMode2Operands(MCInst &Inst, unsigned N) const {
|
|
|
|
assert(N == 3 && "Invalid number of operands!");
|
|
|
|
int32_t Val = Mem.OffsetImm ? Mem.OffsetImm->getValue() : 0;
|
|
|
|
if (!Mem.OffsetRegNum) {
|
|
|
|
ARM_AM::AddrOpc AddSub = Val < 0 ? ARM_AM::sub : ARM_AM::add;
|
|
|
|
// Special case for #-0
|
|
|
|
if (Val == INT32_MIN) Val = 0;
|
|
|
|
if (Val < 0) Val = -Val;
|
|
|
|
Val = ARM_AM::getAM2Opc(AddSub, Val, ARM_AM::no_shift);
|
|
|
|
} else {
|
|
|
|
// For register offset, we encode the shift type and negation flag
|
|
|
|
// here.
|
|
|
|
Val = ARM_AM::getAM2Opc(Mem.isNegative ? ARM_AM::sub : ARM_AM::add,
|
2011-08-11 22:05:09 +00:00
|
|
|
Mem.ShiftImm, Mem.ShiftType);
|
2011-03-31 23:26:08 +00:00
|
|
|
}
|
2011-08-03 23:50:40 +00:00
|
|
|
Inst.addOperand(MCOperand::CreateReg(Mem.BaseRegNum));
|
|
|
|
Inst.addOperand(MCOperand::CreateReg(Mem.OffsetRegNum));
|
|
|
|
Inst.addOperand(MCOperand::CreateImm(Val));
|
2011-03-31 23:26:08 +00:00
|
|
|
}
|
|
|
|
|
2011-08-04 23:01:30 +00:00
|
|
|
void addAM2OffsetImmOperands(MCInst &Inst, unsigned N) const {
|
|
|
|
assert(N == 2 && "Invalid number of operands!");
|
|
|
|
const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
|
|
|
|
assert(CE && "non-constant AM2OffsetImm operand!");
|
|
|
|
int32_t Val = CE->getValue();
|
|
|
|
ARM_AM::AddrOpc AddSub = Val < 0 ? ARM_AM::sub : ARM_AM::add;
|
|
|
|
// Special case for #-0
|
|
|
|
if (Val == INT32_MIN) Val = 0;
|
|
|
|
if (Val < 0) Val = -Val;
|
|
|
|
Val = ARM_AM::getAM2Opc(AddSub, Val, ARM_AM::no_shift);
|
|
|
|
Inst.addOperand(MCOperand::CreateReg(0));
|
|
|
|
Inst.addOperand(MCOperand::CreateImm(Val));
|
|
|
|
}
|
|
|
|
|
2011-08-10 20:29:19 +00:00
|
|
|
void addAddrMode3Operands(MCInst &Inst, unsigned N) const {
|
|
|
|
assert(N == 3 && "Invalid number of operands!");
|
|
|
|
int32_t Val = Mem.OffsetImm ? Mem.OffsetImm->getValue() : 0;
|
|
|
|
if (!Mem.OffsetRegNum) {
|
|
|
|
ARM_AM::AddrOpc AddSub = Val < 0 ? ARM_AM::sub : ARM_AM::add;
|
|
|
|
// Special case for #-0
|
|
|
|
if (Val == INT32_MIN) Val = 0;
|
|
|
|
if (Val < 0) Val = -Val;
|
|
|
|
Val = ARM_AM::getAM3Opc(AddSub, Val);
|
|
|
|
} else {
|
|
|
|
// For register offset, we encode the shift type and negation flag
|
|
|
|
// here.
|
|
|
|
Val = ARM_AM::getAM3Opc(Mem.isNegative ? ARM_AM::sub : ARM_AM::add, 0);
|
|
|
|
}
|
|
|
|
Inst.addOperand(MCOperand::CreateReg(Mem.BaseRegNum));
|
|
|
|
Inst.addOperand(MCOperand::CreateReg(Mem.OffsetRegNum));
|
|
|
|
Inst.addOperand(MCOperand::CreateImm(Val));
|
|
|
|
}
|
|
|
|
|
|
|
|
void addAM3OffsetOperands(MCInst &Inst, unsigned N) const {
|
|
|
|
assert(N == 2 && "Invalid number of operands!");
|
|
|
|
if (Kind == PostIndexRegister) {
|
|
|
|
int32_t Val =
|
|
|
|
ARM_AM::getAM3Opc(PostIdxReg.isAdd ? ARM_AM::add : ARM_AM::sub, 0);
|
|
|
|
Inst.addOperand(MCOperand::CreateReg(PostIdxReg.RegNum));
|
|
|
|
Inst.addOperand(MCOperand::CreateImm(Val));
|
2011-08-10 21:56:18 +00:00
|
|
|
return;
|
2011-08-10 20:29:19 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
// Constant offset.
|
|
|
|
const MCConstantExpr *CE = static_cast<const MCConstantExpr*>(getImm());
|
|
|
|
int32_t Val = CE->getValue();
|
|
|
|
ARM_AM::AddrOpc AddSub = Val < 0 ? ARM_AM::sub : ARM_AM::add;
|
|
|
|
// Special case for #-0
|
|
|
|
if (Val == INT32_MIN) Val = 0;
|
|
|
|
if (Val < 0) Val = -Val;
|
2011-08-10 21:56:18 +00:00
|
|
|
Val = ARM_AM::getAM3Opc(AddSub, Val);
|
2011-08-10 20:29:19 +00:00
|
|
|
Inst.addOperand(MCOperand::CreateReg(0));
|
|
|
|
Inst.addOperand(MCOperand::CreateImm(Val));
|
|
|
|
}
|
|
|
|
|
2011-08-03 23:50:40 +00:00
|
|
|
void addAddrMode5Operands(MCInst &Inst, unsigned N) const {
|
|
|
|
assert(N == 2 && "Invalid number of operands!");
|
|
|
|
// The lower two bits are always zero and as such are not encoded.
|
|
|
|
int32_t Val = Mem.OffsetImm ? Mem.OffsetImm->getValue() / 4 : 0;
|
|
|
|
ARM_AM::AddrOpc AddSub = Val < 0 ? ARM_AM::sub : ARM_AM::add;
|
|
|
|
// Special case for #-0
|
|
|
|
if (Val == INT32_MIN) Val = 0;
|
|
|
|
if (Val < 0) Val = -Val;
|
|
|
|
Val = ARM_AM::getAM5Opc(AddSub, Val);
|
|
|
|
Inst.addOperand(MCOperand::CreateReg(Mem.BaseRegNum));
|
|
|
|
Inst.addOperand(MCOperand::CreateImm(Val));
|
|
|
|
}
|
|
|
|
|
|
|
|
void addMemImm8OffsetOperands(MCInst &Inst, unsigned N) const {
|
|
|
|
assert(N == 2 && "Invalid number of operands!");
|
|
|
|
int64_t Val = Mem.OffsetImm ? Mem.OffsetImm->getValue() : 0;
|
|
|
|
Inst.addOperand(MCOperand::CreateReg(Mem.BaseRegNum));
|
|
|
|
Inst.addOperand(MCOperand::CreateImm(Val));
|
2011-04-04 17:18:19 +00:00
|
|
|
}
|
|
|
|
|
2011-08-03 23:50:40 +00:00
|
|
|
void addMemImm12OffsetOperands(MCInst &Inst, unsigned N) const {
|
|
|
|
assert(N == 2 && "Invalid number of operands!");
|
2011-08-08 20:59:31 +00:00
|
|
|
// If this is an immediate, it's a label reference.
|
|
|
|
if (Kind == Immediate) {
|
|
|
|
addExpr(Inst, getImm());
|
|
|
|
Inst.addOperand(MCOperand::CreateImm(0));
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
|
|
|
// Otherwise, it's a normal memory reg+offset.
|
2011-08-03 23:50:40 +00:00
|
|
|
int64_t Val = Mem.OffsetImm ? Mem.OffsetImm->getValue() : 0;
|
|
|
|
Inst.addOperand(MCOperand::CreateReg(Mem.BaseRegNum));
|
|
|
|
Inst.addOperand(MCOperand::CreateImm(Val));
|
|
|
|
}
|
2010-11-03 01:49:29 +00:00
|
|
|
|
2011-08-03 23:50:40 +00:00
|
|
|
void addMemRegOffsetOperands(MCInst &Inst, unsigned N) const {
|
|
|
|
assert(N == 3 && "Invalid number of operands!");
|
|
|
|
unsigned Val = ARM_AM::getAM2Opc(Mem.isNegative ? ARM_AM::sub : ARM_AM::add,
|
2011-08-05 22:03:36 +00:00
|
|
|
Mem.ShiftImm, Mem.ShiftType);
|
2011-08-03 23:50:40 +00:00
|
|
|
Inst.addOperand(MCOperand::CreateReg(Mem.BaseRegNum));
|
|
|
|
Inst.addOperand(MCOperand::CreateReg(Mem.OffsetRegNum));
|
|
|
|
Inst.addOperand(MCOperand::CreateImm(Val));
|
|
|
|
}
|
2011-01-18 05:34:11 +00:00
|
|
|
|
2011-08-03 23:50:40 +00:00
|
|
|
void addMemThumbRROperands(MCInst &Inst, unsigned N) const {
|
|
|
|
assert(N == 2 && "Invalid number of operands!");
|
|
|
|
Inst.addOperand(MCOperand::CreateReg(Mem.BaseRegNum));
|
|
|
|
Inst.addOperand(MCOperand::CreateReg(Mem.OffsetRegNum));
|
2010-10-29 00:27:31 +00:00
|
|
|
}
|
2010-08-11 05:24:50 +00:00
|
|
|
|
2011-08-19 17:55:24 +00:00
|
|
|
void addMemThumbRIs4Operands(MCInst &Inst, unsigned N) const {
|
|
|
|
assert(N == 2 && "Invalid number of operands!");
|
|
|
|
int64_t Val = Mem.OffsetImm ? (Mem.OffsetImm->getValue() / 4) : 0;
|
|
|
|
Inst.addOperand(MCOperand::CreateReg(Mem.BaseRegNum));
|
|
|
|
Inst.addOperand(MCOperand::CreateImm(Val));
|
2011-08-19 18:49:59 +00:00
|
|
|
}
|
|
|
|
|
2011-08-19 18:55:51 +00:00
|
|
|
void addMemThumbRIs2Operands(MCInst &Inst, unsigned N) const {
|
|
|
|
assert(N == 2 && "Invalid number of operands!");
|
|
|
|
int64_t Val = Mem.OffsetImm ? (Mem.OffsetImm->getValue() / 2) : 0;
|
|
|
|
Inst.addOperand(MCOperand::CreateReg(Mem.BaseRegNum));
|
|
|
|
Inst.addOperand(MCOperand::CreateImm(Val));
|
|
|
|
}
|
|
|
|
|
2011-08-19 18:49:59 +00:00
|
|
|
void addMemThumbRIs1Operands(MCInst &Inst, unsigned N) const {
|
|
|
|
assert(N == 2 && "Invalid number of operands!");
|
|
|
|
int64_t Val = Mem.OffsetImm ? (Mem.OffsetImm->getValue()) : 0;
|
|
|
|
Inst.addOperand(MCOperand::CreateReg(Mem.BaseRegNum));
|
|
|
|
Inst.addOperand(MCOperand::CreateImm(Val));
|
2011-08-19 17:55:24 +00:00
|
|
|
}
|
|
|
|
|
2011-08-19 18:13:48 +00:00
|
|
|
void addMemThumbSPIOperands(MCInst &Inst, unsigned N) const {
|
|
|
|
assert(N == 2 && "Invalid number of operands!");
|
|
|
|
int64_t Val = Mem.OffsetImm ? (Mem.OffsetImm->getValue() / 4) : 0;
|
|
|
|
Inst.addOperand(MCOperand::CreateReg(Mem.BaseRegNum));
|
|
|
|
Inst.addOperand(MCOperand::CreateImm(Val));
|
|
|
|
}
|
|
|
|
|
2011-08-03 23:50:40 +00:00
|
|
|
void addPostIdxImm8Operands(MCInst &Inst, unsigned N) const {
|
|
|
|
assert(N == 1 && "Invalid number of operands!");
|
|
|
|
const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(getImm());
|
|
|
|
assert(CE && "non-constant post-idx-imm8 operand!");
|
|
|
|
int Imm = CE->getValue();
|
|
|
|
bool isAdd = Imm >= 0;
|
|
|
|
Imm = (Imm < 0 ? -Imm : Imm) | (int)isAdd << 8;
|
|
|
|
Inst.addOperand(MCOperand::CreateImm(Imm));
|
2010-12-14 03:36:38 +00:00
|
|
|
}
|
2010-11-30 07:44:32 +00:00
|
|
|
|
2011-08-03 23:50:40 +00:00
|
|
|
void addPostIdxRegOperands(MCInst &Inst, unsigned N) const {
|
|
|
|
assert(N == 2 && "Invalid number of operands!");
|
|
|
|
Inst.addOperand(MCOperand::CreateReg(PostIdxReg.RegNum));
|
2011-08-05 21:28:30 +00:00
|
|
|
Inst.addOperand(MCOperand::CreateImm(PostIdxReg.isAdd));
|
|
|
|
}
|
|
|
|
|
|
|
|
void addPostIdxRegShiftedOperands(MCInst &Inst, unsigned N) const {
|
|
|
|
assert(N == 2 && "Invalid number of operands!");
|
|
|
|
Inst.addOperand(MCOperand::CreateReg(PostIdxReg.RegNum));
|
|
|
|
// The sign, shift type, and shift amount are encoded in a single operand
|
|
|
|
// using the AM2 encoding helpers.
|
|
|
|
ARM_AM::AddrOpc opc = PostIdxReg.isAdd ? ARM_AM::add : ARM_AM::sub;
|
|
|
|
unsigned Imm = ARM_AM::getAM2Opc(opc, PostIdxReg.ShiftImm,
|
|
|
|
PostIdxReg.ShiftTy);
|
|
|
|
Inst.addOperand(MCOperand::CreateImm(Imm));
|
2010-11-30 07:44:32 +00:00
|
|
|
}
|
|
|
|
|
2011-02-18 19:45:59 +00:00
|
|
|
void addMSRMaskOperands(MCInst &Inst, unsigned N) const {
|
|
|
|
assert(N == 1 && "Invalid number of operands!");
|
|
|
|
Inst.addOperand(MCOperand::CreateImm(unsigned(getMSRMask())));
|
|
|
|
}
|
|
|
|
|
2011-02-14 13:09:44 +00:00
|
|
|
void addProcIFlagsOperands(MCInst &Inst, unsigned N) const {
|
|
|
|
assert(N == 1 && "Invalid number of operands!");
|
|
|
|
Inst.addOperand(MCOperand::CreateImm(unsigned(getProcIFlags())));
|
|
|
|
}
|
|
|
|
|
2011-07-13 15:34:57 +00:00
|
|
|
virtual void print(raw_ostream &OS) const;
|
2010-08-11 06:37:04 +00:00
|
|
|
|
2010-10-28 17:20:03 +00:00
|
|
|
static ARMOperand *CreateCondCode(ARMCC::CondCodes CC, SMLoc S) {
|
|
|
|
ARMOperand *Op = new ARMOperand(CondCode);
|
2010-08-11 06:37:20 +00:00
|
|
|
Op->CC.Val = CC;
|
|
|
|
Op->StartLoc = S;
|
|
|
|
Op->EndLoc = S;
|
2010-10-28 17:20:03 +00:00
|
|
|
return Op;
|
2010-08-11 06:37:20 +00:00
|
|
|
}
|
|
|
|
|
Remove the MCR asm parser hack and start using the custom target specific asm
parsing of operands introduced in r125030. As a small note, besides using a more
generic approach we can also have more descriptive output when debugging
llvm-mc, example:
mcr p7, #1, r5, c1, c1, #4
note: parsed instruction:
['mcr', <ARMCC::al>,
<coprocessor number: 7>,
1,
<register 73>,
<coprocessor register: 1>,
<coprocessor register: 1>,
4]
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@125052 91177308-0d34-0410-b5e6-96231b3b80d8
2011-02-07 21:41:25 +00:00
|
|
|
static ARMOperand *CreateCoprocNum(unsigned CopVal, SMLoc S) {
|
|
|
|
ARMOperand *Op = new ARMOperand(CoprocNum);
|
|
|
|
Op->Cop.Val = CopVal;
|
|
|
|
Op->StartLoc = S;
|
|
|
|
Op->EndLoc = S;
|
|
|
|
return Op;
|
|
|
|
}
|
|
|
|
|
|
|
|
static ARMOperand *CreateCoprocReg(unsigned CopVal, SMLoc S) {
|
|
|
|
ARMOperand *Op = new ARMOperand(CoprocReg);
|
|
|
|
Op->Cop.Val = CopVal;
|
|
|
|
Op->StartLoc = S;
|
|
|
|
Op->EndLoc = S;
|
|
|
|
return Op;
|
|
|
|
}
|
|
|
|
|
2010-12-06 18:21:12 +00:00
|
|
|
static ARMOperand *CreateCCOut(unsigned RegNum, SMLoc S) {
|
|
|
|
ARMOperand *Op = new ARMOperand(CCOut);
|
|
|
|
Op->Reg.RegNum = RegNum;
|
|
|
|
Op->StartLoc = S;
|
|
|
|
Op->EndLoc = S;
|
|
|
|
return Op;
|
|
|
|
}
|
|
|
|
|
2010-10-28 17:20:03 +00:00
|
|
|
static ARMOperand *CreateToken(StringRef Str, SMLoc S) {
|
|
|
|
ARMOperand *Op = new ARMOperand(Token);
|
2010-04-02 22:27:05 +00:00
|
|
|
Op->Tok.Data = Str.data();
|
|
|
|
Op->Tok.Length = Str.size();
|
|
|
|
Op->StartLoc = S;
|
|
|
|
Op->EndLoc = S;
|
2010-10-28 17:20:03 +00:00
|
|
|
return Op;
|
2009-10-06 22:26:42 +00:00
|
|
|
}
|
|
|
|
|
2010-11-18 23:43:05 +00:00
|
|
|
static ARMOperand *CreateReg(unsigned RegNum, SMLoc S, SMLoc E) {
|
2010-10-28 17:20:03 +00:00
|
|
|
ARMOperand *Op = new ARMOperand(Register);
|
2010-04-02 22:27:05 +00:00
|
|
|
Op->Reg.RegNum = RegNum;
|
|
|
|
Op->StartLoc = S;
|
|
|
|
Op->EndLoc = E;
|
2010-10-28 17:20:03 +00:00
|
|
|
return Op;
|
2009-10-06 22:26:42 +00:00
|
|
|
}
|
|
|
|
|
2011-07-13 17:50:29 +00:00
|
|
|
static ARMOperand *CreateShiftedRegister(ARM_AM::ShiftOpc ShTy,
|
|
|
|
unsigned SrcReg,
|
|
|
|
unsigned ShiftReg,
|
|
|
|
unsigned ShiftImm,
|
|
|
|
SMLoc S, SMLoc E) {
|
|
|
|
ARMOperand *Op = new ARMOperand(ShiftedRegister);
|
2011-07-25 20:49:51 +00:00
|
|
|
Op->RegShiftedReg.ShiftTy = ShTy;
|
|
|
|
Op->RegShiftedReg.SrcReg = SrcReg;
|
|
|
|
Op->RegShiftedReg.ShiftReg = ShiftReg;
|
|
|
|
Op->RegShiftedReg.ShiftImm = ShiftImm;
|
2011-07-13 17:50:29 +00:00
|
|
|
Op->StartLoc = S;
|
|
|
|
Op->EndLoc = E;
|
|
|
|
return Op;
|
|
|
|
}
|
|
|
|
|
2011-07-21 18:54:16 +00:00
|
|
|
static ARMOperand *CreateShiftedImmediate(ARM_AM::ShiftOpc ShTy,
|
|
|
|
unsigned SrcReg,
|
|
|
|
unsigned ShiftImm,
|
|
|
|
SMLoc S, SMLoc E) {
|
|
|
|
ARMOperand *Op = new ARMOperand(ShiftedImmediate);
|
2011-07-25 20:49:51 +00:00
|
|
|
Op->RegShiftedImm.ShiftTy = ShTy;
|
|
|
|
Op->RegShiftedImm.SrcReg = SrcReg;
|
|
|
|
Op->RegShiftedImm.ShiftImm = ShiftImm;
|
2011-07-21 18:54:16 +00:00
|
|
|
Op->StartLoc = S;
|
|
|
|
Op->EndLoc = E;
|
|
|
|
return Op;
|
|
|
|
}
|
|
|
|
|
2011-07-25 22:20:28 +00:00
|
|
|
static ARMOperand *CreateShifterImm(bool isASR, unsigned Imm,
|
2011-03-18 22:50:18 +00:00
|
|
|
SMLoc S, SMLoc E) {
|
2011-07-25 22:20:28 +00:00
|
|
|
ARMOperand *Op = new ARMOperand(ShifterImmediate);
|
|
|
|
Op->ShifterImm.isASR = isASR;
|
|
|
|
Op->ShifterImm.Imm = Imm;
|
2011-03-18 22:50:18 +00:00
|
|
|
Op->StartLoc = S;
|
|
|
|
Op->EndLoc = E;
|
|
|
|
return Op;
|
|
|
|
}
|
|
|
|
|
2011-07-27 20:15:40 +00:00
|
|
|
static ARMOperand *CreateRotImm(unsigned Imm, SMLoc S, SMLoc E) {
|
|
|
|
ARMOperand *Op = new ARMOperand(RotateImmediate);
|
|
|
|
Op->RotImm.Imm = Imm;
|
|
|
|
Op->StartLoc = S;
|
|
|
|
Op->EndLoc = E;
|
|
|
|
return Op;
|
|
|
|
}
|
|
|
|
|
2011-07-28 21:34:26 +00:00
|
|
|
static ARMOperand *CreateBitfield(unsigned LSB, unsigned Width,
|
|
|
|
SMLoc S, SMLoc E) {
|
|
|
|
ARMOperand *Op = new ARMOperand(BitfieldDescriptor);
|
|
|
|
Op->Bitfield.LSB = LSB;
|
|
|
|
Op->Bitfield.Width = Width;
|
|
|
|
Op->StartLoc = S;
|
|
|
|
Op->EndLoc = E;
|
|
|
|
return Op;
|
|
|
|
}
|
|
|
|
|
2010-11-09 22:44:22 +00:00
|
|
|
static ARMOperand *
|
2010-11-09 23:28:44 +00:00
|
|
|
CreateRegList(const SmallVectorImpl<std::pair<unsigned, SMLoc> > &Regs,
|
2010-11-10 00:08:58 +00:00
|
|
|
SMLoc StartLoc, SMLoc EndLoc) {
|
2010-11-17 04:32:08 +00:00
|
|
|
KindTy Kind = RegisterList;
|
|
|
|
|
2011-07-25 21:32:49 +00:00
|
|
|
if (llvm::ARMMCRegisterClasses[ARM::DPRRegClassID].
|
|
|
|
contains(Regs.front().first))
|
2010-11-17 04:32:08 +00:00
|
|
|
Kind = DPRRegisterList;
|
2011-07-25 21:32:49 +00:00
|
|
|
else if (llvm::ARMMCRegisterClasses[ARM::SPRRegClassID].
|
|
|
|
contains(Regs.front().first))
|
2010-11-17 04:32:08 +00:00
|
|
|
Kind = SPRRegisterList;
|
|
|
|
|
|
|
|
ARMOperand *Op = new ARMOperand(Kind);
|
2010-11-09 23:28:44 +00:00
|
|
|
for (SmallVectorImpl<std::pair<unsigned, SMLoc> >::const_iterator
|
2010-11-09 22:44:22 +00:00
|
|
|
I = Regs.begin(), E = Regs.end(); I != E; ++I)
|
2010-11-18 21:50:54 +00:00
|
|
|
Op->Registers.push_back(I->first);
|
2010-11-19 00:38:19 +00:00
|
|
|
array_pod_sort(Op->Registers.begin(), Op->Registers.end());
|
2010-11-10 00:08:58 +00:00
|
|
|
Op->StartLoc = StartLoc;
|
|
|
|
Op->EndLoc = EndLoc;
|
2010-11-06 19:56:04 +00:00
|
|
|
return Op;
|
|
|
|
}
|
|
|
|
|
2010-10-28 17:20:03 +00:00
|
|
|
static ARMOperand *CreateImm(const MCExpr *Val, SMLoc S, SMLoc E) {
|
|
|
|
ARMOperand *Op = new ARMOperand(Immediate);
|
2010-04-02 22:27:05 +00:00
|
|
|
Op->Imm.Val = Val;
|
|
|
|
Op->StartLoc = S;
|
|
|
|
Op->EndLoc = E;
|
2010-10-28 17:20:03 +00:00
|
|
|
return Op;
|
2009-10-13 22:19:02 +00:00
|
|
|
}
|
|
|
|
|
2011-08-03 23:50:40 +00:00
|
|
|
static ARMOperand *CreateMem(unsigned BaseRegNum,
|
|
|
|
const MCConstantExpr *OffsetImm,
|
|
|
|
unsigned OffsetRegNum,
|
|
|
|
ARM_AM::ShiftOpc ShiftType,
|
2011-08-05 22:03:36 +00:00
|
|
|
unsigned ShiftImm,
|
2011-08-03 23:50:40 +00:00
|
|
|
bool isNegative,
|
2010-10-28 17:20:03 +00:00
|
|
|
SMLoc S, SMLoc E) {
|
|
|
|
ARMOperand *Op = new ARMOperand(Memory);
|
2010-04-02 22:27:05 +00:00
|
|
|
Op->Mem.BaseRegNum = BaseRegNum;
|
2011-08-03 23:50:40 +00:00
|
|
|
Op->Mem.OffsetImm = OffsetImm;
|
|
|
|
Op->Mem.OffsetRegNum = OffsetRegNum;
|
2010-04-02 22:27:05 +00:00
|
|
|
Op->Mem.ShiftType = ShiftType;
|
2011-08-05 22:03:36 +00:00
|
|
|
Op->Mem.ShiftImm = ShiftImm;
|
2011-08-03 23:50:40 +00:00
|
|
|
Op->Mem.isNegative = isNegative;
|
|
|
|
Op->StartLoc = S;
|
|
|
|
Op->EndLoc = E;
|
|
|
|
return Op;
|
|
|
|
}
|
2010-10-29 14:46:02 +00:00
|
|
|
|
2011-08-05 21:28:30 +00:00
|
|
|
static ARMOperand *CreatePostIdxReg(unsigned RegNum, bool isAdd,
|
|
|
|
ARM_AM::ShiftOpc ShiftTy,
|
|
|
|
unsigned ShiftImm,
|
2011-08-03 23:50:40 +00:00
|
|
|
SMLoc S, SMLoc E) {
|
|
|
|
ARMOperand *Op = new ARMOperand(PostIndexRegister);
|
|
|
|
Op->PostIdxReg.RegNum = RegNum;
|
2011-08-05 21:28:30 +00:00
|
|
|
Op->PostIdxReg.isAdd = isAdd;
|
|
|
|
Op->PostIdxReg.ShiftTy = ShiftTy;
|
|
|
|
Op->PostIdxReg.ShiftImm = ShiftImm;
|
2010-04-02 22:27:05 +00:00
|
|
|
Op->StartLoc = S;
|
|
|
|
Op->EndLoc = E;
|
2010-10-28 17:20:03 +00:00
|
|
|
return Op;
|
2009-10-06 22:26:42 +00:00
|
|
|
}
|
2011-02-07 22:09:15 +00:00
|
|
|
|
|
|
|
static ARMOperand *CreateMemBarrierOpt(ARM_MB::MemBOpt Opt, SMLoc S) {
|
|
|
|
ARMOperand *Op = new ARMOperand(MemBarrierOpt);
|
|
|
|
Op->MBOpt.Val = Opt;
|
|
|
|
Op->StartLoc = S;
|
|
|
|
Op->EndLoc = S;
|
|
|
|
return Op;
|
|
|
|
}
|
2011-02-14 13:09:44 +00:00
|
|
|
|
|
|
|
static ARMOperand *CreateProcIFlags(ARM_PROC::IFlags IFlags, SMLoc S) {
|
|
|
|
ARMOperand *Op = new ARMOperand(ProcIFlags);
|
|
|
|
Op->IFlags.Val = IFlags;
|
|
|
|
Op->StartLoc = S;
|
|
|
|
Op->EndLoc = S;
|
|
|
|
return Op;
|
|
|
|
}
|
2011-02-18 19:45:59 +00:00
|
|
|
|
|
|
|
static ARMOperand *CreateMSRMask(unsigned MMask, SMLoc S) {
|
|
|
|
ARMOperand *Op = new ARMOperand(MSRMask);
|
|
|
|
Op->MMask.Val = MMask;
|
|
|
|
Op->StartLoc = S;
|
|
|
|
Op->EndLoc = S;
|
|
|
|
return Op;
|
|
|
|
}
|
2009-10-06 22:26:42 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
} // end anonymous namespace.
|
|
|
|
|
2011-07-13 15:34:57 +00:00
|
|
|
void ARMOperand::print(raw_ostream &OS) const {
|
2010-08-11 06:37:12 +00:00
|
|
|
switch (Kind) {
|
|
|
|
case CondCode:
|
2011-01-10 15:26:21 +00:00
|
|
|
OS << "<ARMCC::" << ARMCondCodeToString(getCondCode()) << ">";
|
2010-08-11 06:37:12 +00:00
|
|
|
break;
|
2010-12-06 18:21:12 +00:00
|
|
|
case CCOut:
|
|
|
|
OS << "<ccout " << getReg() << ">";
|
|
|
|
break;
|
Remove the MCR asm parser hack and start using the custom target specific asm
parsing of operands introduced in r125030. As a small note, besides using a more
generic approach we can also have more descriptive output when debugging
llvm-mc, example:
mcr p7, #1, r5, c1, c1, #4
note: parsed instruction:
['mcr', <ARMCC::al>,
<coprocessor number: 7>,
1,
<register 73>,
<coprocessor register: 1>,
<coprocessor register: 1>,
4]
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@125052 91177308-0d34-0410-b5e6-96231b3b80d8
2011-02-07 21:41:25 +00:00
|
|
|
case CoprocNum:
|
|
|
|
OS << "<coprocessor number: " << getCoproc() << ">";
|
|
|
|
break;
|
|
|
|
case CoprocReg:
|
|
|
|
OS << "<coprocessor register: " << getCoproc() << ">";
|
|
|
|
break;
|
2011-02-18 19:45:59 +00:00
|
|
|
case MSRMask:
|
|
|
|
OS << "<mask: " << getMSRMask() << ">";
|
|
|
|
break;
|
2010-08-11 06:37:12 +00:00
|
|
|
case Immediate:
|
|
|
|
getImm()->print(OS);
|
|
|
|
break;
|
2011-02-07 22:09:15 +00:00
|
|
|
case MemBarrierOpt:
|
|
|
|
OS << "<ARM_MB::" << MemBOptToString(getMemBarrierOpt()) << ">";
|
|
|
|
break;
|
2010-08-11 06:37:12 +00:00
|
|
|
case Memory:
|
2011-01-18 05:55:21 +00:00
|
|
|
OS << "<memory "
|
2011-08-03 23:50:40 +00:00
|
|
|
<< " base:" << Mem.BaseRegNum;
|
2011-01-18 05:55:21 +00:00
|
|
|
OS << ">";
|
2010-08-11 06:37:12 +00:00
|
|
|
break;
|
2011-08-03 23:50:40 +00:00
|
|
|
case PostIndexRegister:
|
2011-08-05 21:28:30 +00:00
|
|
|
OS << "post-idx register " << (PostIdxReg.isAdd ? "" : "-")
|
|
|
|
<< PostIdxReg.RegNum;
|
|
|
|
if (PostIdxReg.ShiftTy != ARM_AM::no_shift)
|
|
|
|
OS << ARM_AM::getShiftOpcStr(PostIdxReg.ShiftTy) << " "
|
|
|
|
<< PostIdxReg.ShiftImm;
|
|
|
|
OS << ">";
|
2011-08-03 23:50:40 +00:00
|
|
|
break;
|
2011-02-14 13:09:44 +00:00
|
|
|
case ProcIFlags: {
|
|
|
|
OS << "<ARM_PROC::";
|
|
|
|
unsigned IFlags = getProcIFlags();
|
|
|
|
for (int i=2; i >= 0; --i)
|
|
|
|
if (IFlags & (1 << i))
|
|
|
|
OS << ARM_PROC::IFlagsToString(1 << i);
|
|
|
|
OS << ">";
|
|
|
|
break;
|
|
|
|
}
|
2010-08-11 06:37:12 +00:00
|
|
|
case Register:
|
2010-11-18 23:43:05 +00:00
|
|
|
OS << "<register " << getReg() << ">";
|
2010-08-11 06:37:12 +00:00
|
|
|
break;
|
2011-07-25 22:20:28 +00:00
|
|
|
case ShifterImmediate:
|
|
|
|
OS << "<shift " << (ShifterImm.isASR ? "asr" : "lsl")
|
|
|
|
<< " #" << ShifterImm.Imm << ">";
|
2011-07-13 17:50:29 +00:00
|
|
|
break;
|
|
|
|
case ShiftedRegister:
|
2011-07-21 18:54:16 +00:00
|
|
|
OS << "<so_reg_reg "
|
2011-07-25 20:49:51 +00:00
|
|
|
<< RegShiftedReg.SrcReg
|
|
|
|
<< ARM_AM::getShiftOpcStr(ARM_AM::getSORegShOp(RegShiftedReg.ShiftImm))
|
|
|
|
<< ", " << RegShiftedReg.ShiftReg << ", "
|
|
|
|
<< ARM_AM::getSORegOffset(RegShiftedReg.ShiftImm)
|
2011-07-13 17:50:29 +00:00
|
|
|
<< ">";
|
2011-03-18 22:50:18 +00:00
|
|
|
break;
|
2011-07-21 18:54:16 +00:00
|
|
|
case ShiftedImmediate:
|
|
|
|
OS << "<so_reg_imm "
|
2011-07-25 20:49:51 +00:00
|
|
|
<< RegShiftedImm.SrcReg
|
|
|
|
<< ARM_AM::getShiftOpcStr(ARM_AM::getSORegShOp(RegShiftedImm.ShiftImm))
|
|
|
|
<< ", " << ARM_AM::getSORegOffset(RegShiftedImm.ShiftImm)
|
2011-07-21 18:54:16 +00:00
|
|
|
<< ">";
|
|
|
|
break;
|
2011-07-27 20:15:40 +00:00
|
|
|
case RotateImmediate:
|
|
|
|
OS << "<ror " << " #" << (RotImm.Imm * 8) << ">";
|
|
|
|
break;
|
2011-07-28 21:34:26 +00:00
|
|
|
case BitfieldDescriptor:
|
|
|
|
OS << "<bitfield " << "lsb: " << Bitfield.LSB
|
|
|
|
<< ", width: " << Bitfield.Width << ">";
|
|
|
|
break;
|
2010-11-17 04:32:08 +00:00
|
|
|
case RegisterList:
|
|
|
|
case DPRRegisterList:
|
|
|
|
case SPRRegisterList: {
|
2010-11-06 19:56:04 +00:00
|
|
|
OS << "<register_list ";
|
|
|
|
|
2010-11-09 23:28:44 +00:00
|
|
|
const SmallVectorImpl<unsigned> &RegList = getRegList();
|
|
|
|
for (SmallVectorImpl<unsigned>::const_iterator
|
2010-11-09 22:44:22 +00:00
|
|
|
I = RegList.begin(), E = RegList.end(); I != E; ) {
|
|
|
|
OS << *I;
|
|
|
|
if (++I < E) OS << ", ";
|
2010-11-06 19:56:04 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
OS << ">";
|
|
|
|
break;
|
|
|
|
}
|
2010-08-11 06:37:12 +00:00
|
|
|
case Token:
|
|
|
|
OS << "'" << getToken() << "'";
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
}
|
2010-08-11 05:24:50 +00:00
|
|
|
|
|
|
|
/// @name Auto-generated Match Functions
|
|
|
|
/// {
|
|
|
|
|
|
|
|
static unsigned MatchRegisterName(StringRef Name);
|
|
|
|
|
|
|
|
/// }
|
|
|
|
|
2011-02-03 21:46:10 +00:00
|
|
|
bool ARMAsmParser::ParseRegister(unsigned &RegNo,
|
|
|
|
SMLoc &StartLoc, SMLoc &EndLoc) {
|
2011-07-26 17:10:22 +00:00
|
|
|
RegNo = tryParseRegister();
|
2011-01-27 17:14:22 +00:00
|
|
|
|
|
|
|
return (RegNo == (unsigned)-1);
|
|
|
|
}
|
|
|
|
|
2009-10-30 22:55:57 +00:00
|
|
|
/// Try to parse a register name. The token must be an Identifier when called,
|
2010-10-30 04:09:10 +00:00
|
|
|
/// and if it is a register name the token is eaten and the register number is
|
|
|
|
/// returned. Otherwise return -1.
|
2010-10-28 17:20:03 +00:00
|
|
|
///
|
2011-07-26 17:10:22 +00:00
|
|
|
int ARMAsmParser::tryParseRegister() {
|
2010-01-19 21:44:56 +00:00
|
|
|
const AsmToken &Tok = Parser.getTok();
|
2011-08-03 23:50:40 +00:00
|
|
|
if (Tok.isNot(AsmToken::Identifier)) return -1;
|
2010-11-01 16:44:21 +00:00
|
|
|
|
2009-10-06 22:26:42 +00:00
|
|
|
// FIXME: Validate register for the current architecture; we have to do
|
|
|
|
// validation later, so maybe there is no need for this here.
|
2011-01-13 22:50:36 +00:00
|
|
|
std::string upperCase = Tok.getString().str();
|
|
|
|
std::string lowerCase = LowercaseString(upperCase);
|
|
|
|
unsigned RegNum = MatchRegisterName(lowerCase);
|
|
|
|
if (!RegNum) {
|
|
|
|
RegNum = StringSwitch<unsigned>(lowerCase)
|
|
|
|
.Case("r13", ARM::SP)
|
|
|
|
.Case("r14", ARM::LR)
|
|
|
|
.Case("r15", ARM::PC)
|
|
|
|
.Case("ip", ARM::R12)
|
|
|
|
.Default(0);
|
|
|
|
}
|
|
|
|
if (!RegNum) return -1;
|
2011-02-03 21:46:10 +00:00
|
|
|
|
2010-01-19 20:27:46 +00:00
|
|
|
Parser.Lex(); // Eat identifier token.
|
2010-10-30 04:09:10 +00:00
|
|
|
return RegNum;
|
|
|
|
}
|
2010-11-01 16:44:21 +00:00
|
|
|
|
2011-07-13 18:49:30 +00:00
|
|
|
// Try to parse a shifter (e.g., "lsl <amt>"). On success, return 0.
|
|
|
|
// If a recoverable error occurs, return 1. If an irrecoverable error
|
|
|
|
// occurs, return -1. An irrecoverable error is one where tokens have been
|
|
|
|
// consumed in the process of trying to parse the shifter (i.e., when it is
|
|
|
|
// indeed a shifter operand, but malformed).
|
2011-07-26 20:41:24 +00:00
|
|
|
int ARMAsmParser::tryParseShiftRegister(
|
2011-03-18 22:50:18 +00:00
|
|
|
SmallVectorImpl<MCParsedAsmOperand*> &Operands) {
|
|
|
|
SMLoc S = Parser.getTok().getLoc();
|
|
|
|
const AsmToken &Tok = Parser.getTok();
|
|
|
|
assert(Tok.is(AsmToken::Identifier) && "Token is not an Identifier");
|
|
|
|
|
|
|
|
std::string upperCase = Tok.getString().str();
|
|
|
|
std::string lowerCase = LowercaseString(upperCase);
|
|
|
|
ARM_AM::ShiftOpc ShiftTy = StringSwitch<ARM_AM::ShiftOpc>(lowerCase)
|
|
|
|
.Case("lsl", ARM_AM::lsl)
|
|
|
|
.Case("lsr", ARM_AM::lsr)
|
|
|
|
.Case("asr", ARM_AM::asr)
|
|
|
|
.Case("ror", ARM_AM::ror)
|
|
|
|
.Case("rrx", ARM_AM::rrx)
|
|
|
|
.Default(ARM_AM::no_shift);
|
|
|
|
|
|
|
|
if (ShiftTy == ARM_AM::no_shift)
|
2011-07-13 18:49:30 +00:00
|
|
|
return 1;
|
2011-03-18 22:50:18 +00:00
|
|
|
|
2011-07-13 17:50:29 +00:00
|
|
|
Parser.Lex(); // Eat the operator.
|
|
|
|
|
|
|
|
// The source register for the shift has already been added to the
|
|
|
|
// operand list, so we need to pop it off and combine it into the shifted
|
|
|
|
// register operand instead.
|
2011-07-14 18:41:22 +00:00
|
|
|
OwningPtr<ARMOperand> PrevOp((ARMOperand*)Operands.pop_back_val());
|
2011-07-13 17:50:29 +00:00
|
|
|
if (!PrevOp->isReg())
|
|
|
|
return Error(PrevOp->getStartLoc(), "shift must be of a register");
|
|
|
|
int SrcReg = PrevOp->getReg();
|
|
|
|
int64_t Imm = 0;
|
|
|
|
int ShiftReg = 0;
|
|
|
|
if (ShiftTy == ARM_AM::rrx) {
|
|
|
|
// RRX Doesn't have an explicit shift amount. The encoder expects
|
|
|
|
// the shift register to be the same as the source register. Seems odd,
|
|
|
|
// but OK.
|
|
|
|
ShiftReg = SrcReg;
|
|
|
|
} else {
|
|
|
|
// Figure out if this is shifted by a constant or a register (for non-RRX).
|
|
|
|
if (Parser.getTok().is(AsmToken::Hash)) {
|
|
|
|
Parser.Lex(); // Eat hash.
|
|
|
|
SMLoc ImmLoc = Parser.getTok().getLoc();
|
|
|
|
const MCExpr *ShiftExpr = 0;
|
2011-07-13 18:49:30 +00:00
|
|
|
if (getParser().ParseExpression(ShiftExpr)) {
|
|
|
|
Error(ImmLoc, "invalid immediate shift value");
|
|
|
|
return -1;
|
|
|
|
}
|
2011-07-13 17:50:29 +00:00
|
|
|
// The expression must be evaluatable as an immediate.
|
|
|
|
const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(ShiftExpr);
|
2011-07-13 18:49:30 +00:00
|
|
|
if (!CE) {
|
|
|
|
Error(ImmLoc, "invalid immediate shift value");
|
|
|
|
return -1;
|
|
|
|
}
|
2011-07-13 17:50:29 +00:00
|
|
|
// Range check the immediate.
|
|
|
|
// lsl, ror: 0 <= imm <= 31
|
|
|
|
// lsr, asr: 0 <= imm <= 32
|
|
|
|
Imm = CE->getValue();
|
|
|
|
if (Imm < 0 ||
|
|
|
|
((ShiftTy == ARM_AM::lsl || ShiftTy == ARM_AM::ror) && Imm > 31) ||
|
|
|
|
((ShiftTy == ARM_AM::lsr || ShiftTy == ARM_AM::asr) && Imm > 32)) {
|
2011-07-13 18:49:30 +00:00
|
|
|
Error(ImmLoc, "immediate shift value out of range");
|
|
|
|
return -1;
|
2011-07-13 17:50:29 +00:00
|
|
|
}
|
|
|
|
} else if (Parser.getTok().is(AsmToken::Identifier)) {
|
2011-07-26 17:10:22 +00:00
|
|
|
ShiftReg = tryParseRegister();
|
2011-07-13 17:50:29 +00:00
|
|
|
SMLoc L = Parser.getTok().getLoc();
|
2011-07-13 18:49:30 +00:00
|
|
|
if (ShiftReg == -1) {
|
|
|
|
Error (L, "expected immediate or register in shift operand");
|
|
|
|
return -1;
|
|
|
|
}
|
|
|
|
} else {
|
|
|
|
Error (Parser.getTok().getLoc(),
|
2011-07-13 17:50:29 +00:00
|
|
|
"expected immediate or register in shift operand");
|
2011-07-13 18:49:30 +00:00
|
|
|
return -1;
|
|
|
|
}
|
2011-07-13 17:50:29 +00:00
|
|
|
}
|
|
|
|
|
2011-07-21 18:54:16 +00:00
|
|
|
if (ShiftReg && ShiftTy != ARM_AM::rrx)
|
|
|
|
Operands.push_back(ARMOperand::CreateShiftedRegister(ShiftTy, SrcReg,
|
2011-07-25 20:49:51 +00:00
|
|
|
ShiftReg, Imm,
|
2011-03-18 22:50:18 +00:00
|
|
|
S, Parser.getTok().getLoc()));
|
2011-07-21 18:54:16 +00:00
|
|
|
else
|
|
|
|
Operands.push_back(ARMOperand::CreateShiftedImmediate(ShiftTy, SrcReg, Imm,
|
|
|
|
S, Parser.getTok().getLoc()));
|
2011-03-18 22:50:18 +00:00
|
|
|
|
2011-07-13 18:49:30 +00:00
|
|
|
return 0;
|
2011-03-18 22:50:18 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
|
2010-11-18 23:43:05 +00:00
|
|
|
/// Try to parse a register name. The token must be an Identifier when called.
|
|
|
|
/// If it's a register, an AsmOperand is created. Another AsmOperand is created
|
|
|
|
/// if there is a "writeback". 'true' if it's not a register.
|
2010-10-30 04:09:10 +00:00
|
|
|
///
|
|
|
|
/// TODO this is likely to change to allow different register types and or to
|
|
|
|
/// parse for a specific register type.
|
2010-11-18 23:43:05 +00:00
|
|
|
bool ARMAsmParser::
|
2011-07-26 17:10:22 +00:00
|
|
|
tryParseRegisterWithWriteBack(SmallVectorImpl<MCParsedAsmOperand*> &Operands) {
|
2010-10-30 04:09:10 +00:00
|
|
|
SMLoc S = Parser.getTok().getLoc();
|
2011-07-26 17:10:22 +00:00
|
|
|
int RegNo = tryParseRegister();
|
2010-11-06 22:36:58 +00:00
|
|
|
if (RegNo == -1)
|
2010-11-18 23:43:05 +00:00
|
|
|
return true;
|
2010-11-01 16:44:21 +00:00
|
|
|
|
2010-11-18 23:43:05 +00:00
|
|
|
Operands.push_back(ARMOperand::CreateReg(RegNo, S, Parser.getTok().getLoc()));
|
2009-10-06 22:26:42 +00:00
|
|
|
|
2010-10-30 04:09:10 +00:00
|
|
|
const AsmToken &ExclaimTok = Parser.getTok();
|
|
|
|
if (ExclaimTok.is(AsmToken::Exclaim)) {
|
2010-11-18 23:43:05 +00:00
|
|
|
Operands.push_back(ARMOperand::CreateToken(ExclaimTok.getString(),
|
|
|
|
ExclaimTok.getLoc()));
|
2010-10-30 04:09:10 +00:00
|
|
|
Parser.Lex(); // Eat exclaim token
|
2009-10-07 18:01:35 +00:00
|
|
|
}
|
|
|
|
|
2010-11-18 23:43:05 +00:00
|
|
|
return false;
|
2009-10-06 22:26:42 +00:00
|
|
|
}
|
|
|
|
|
Remove the MCR asm parser hack and start using the custom target specific asm
parsing of operands introduced in r125030. As a small note, besides using a more
generic approach we can also have more descriptive output when debugging
llvm-mc, example:
mcr p7, #1, r5, c1, c1, #4
note: parsed instruction:
['mcr', <ARMCC::al>,
<coprocessor number: 7>,
1,
<register 73>,
<coprocessor register: 1>,
<coprocessor register: 1>,
4]
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@125052 91177308-0d34-0410-b5e6-96231b3b80d8
2011-02-07 21:41:25 +00:00
|
|
|
/// MatchCoprocessorOperandName - Try to parse an coprocessor related
|
|
|
|
/// instruction with a symbolic operand name. Example: "p1", "p7", "c3",
|
|
|
|
/// "c5", ...
|
|
|
|
static int MatchCoprocessorOperandName(StringRef Name, char CoprocOp) {
|
2011-01-13 21:46:02 +00:00
|
|
|
// Use the same layout as the tablegen'erated register name matcher. Ugly,
|
|
|
|
// but efficient.
|
|
|
|
switch (Name.size()) {
|
|
|
|
default: break;
|
|
|
|
case 2:
|
Remove the MCR asm parser hack and start using the custom target specific asm
parsing of operands introduced in r125030. As a small note, besides using a more
generic approach we can also have more descriptive output when debugging
llvm-mc, example:
mcr p7, #1, r5, c1, c1, #4
note: parsed instruction:
['mcr', <ARMCC::al>,
<coprocessor number: 7>,
1,
<register 73>,
<coprocessor register: 1>,
<coprocessor register: 1>,
4]
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@125052 91177308-0d34-0410-b5e6-96231b3b80d8
2011-02-07 21:41:25 +00:00
|
|
|
if (Name[0] != CoprocOp)
|
2011-01-13 21:46:02 +00:00
|
|
|
return -1;
|
|
|
|
switch (Name[1]) {
|
|
|
|
default: return -1;
|
|
|
|
case '0': return 0;
|
|
|
|
case '1': return 1;
|
|
|
|
case '2': return 2;
|
|
|
|
case '3': return 3;
|
|
|
|
case '4': return 4;
|
|
|
|
case '5': return 5;
|
|
|
|
case '6': return 6;
|
|
|
|
case '7': return 7;
|
|
|
|
case '8': return 8;
|
|
|
|
case '9': return 9;
|
|
|
|
}
|
|
|
|
break;
|
|
|
|
case 3:
|
Remove the MCR asm parser hack and start using the custom target specific asm
parsing of operands introduced in r125030. As a small note, besides using a more
generic approach we can also have more descriptive output when debugging
llvm-mc, example:
mcr p7, #1, r5, c1, c1, #4
note: parsed instruction:
['mcr', <ARMCC::al>,
<coprocessor number: 7>,
1,
<register 73>,
<coprocessor register: 1>,
<coprocessor register: 1>,
4]
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@125052 91177308-0d34-0410-b5e6-96231b3b80d8
2011-02-07 21:41:25 +00:00
|
|
|
if (Name[0] != CoprocOp || Name[1] != '1')
|
2011-01-13 21:46:02 +00:00
|
|
|
return -1;
|
|
|
|
switch (Name[2]) {
|
|
|
|
default: return -1;
|
|
|
|
case '0': return 10;
|
|
|
|
case '1': return 11;
|
|
|
|
case '2': return 12;
|
|
|
|
case '3': return 13;
|
|
|
|
case '4': return 14;
|
|
|
|
case '5': return 15;
|
|
|
|
}
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
return -1;
|
|
|
|
}
|
|
|
|
|
2011-07-25 20:14:50 +00:00
|
|
|
/// parseCoprocNumOperand - Try to parse an coprocessor number operand. The
|
Remove the MCR asm parser hack and start using the custom target specific asm
parsing of operands introduced in r125030. As a small note, besides using a more
generic approach we can also have more descriptive output when debugging
llvm-mc, example:
mcr p7, #1, r5, c1, c1, #4
note: parsed instruction:
['mcr', <ARMCC::al>,
<coprocessor number: 7>,
1,
<register 73>,
<coprocessor register: 1>,
<coprocessor register: 1>,
4]
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@125052 91177308-0d34-0410-b5e6-96231b3b80d8
2011-02-07 21:41:25 +00:00
|
|
|
/// token must be an Identifier when called, and if it is a coprocessor
|
|
|
|
/// number, the token is eaten and the operand is added to the operand list.
|
2011-02-12 01:34:40 +00:00
|
|
|
ARMAsmParser::OperandMatchResultTy ARMAsmParser::
|
2011-07-25 20:14:50 +00:00
|
|
|
parseCoprocNumOperand(SmallVectorImpl<MCParsedAsmOperand*> &Operands) {
|
2011-01-13 21:46:02 +00:00
|
|
|
SMLoc S = Parser.getTok().getLoc();
|
|
|
|
const AsmToken &Tok = Parser.getTok();
|
|
|
|
assert(Tok.is(AsmToken::Identifier) && "Token is not an Identifier");
|
|
|
|
|
Remove the MCR asm parser hack and start using the custom target specific asm
parsing of operands introduced in r125030. As a small note, besides using a more
generic approach we can also have more descriptive output when debugging
llvm-mc, example:
mcr p7, #1, r5, c1, c1, #4
note: parsed instruction:
['mcr', <ARMCC::al>,
<coprocessor number: 7>,
1,
<register 73>,
<coprocessor register: 1>,
<coprocessor register: 1>,
4]
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@125052 91177308-0d34-0410-b5e6-96231b3b80d8
2011-02-07 21:41:25 +00:00
|
|
|
int Num = MatchCoprocessorOperandName(Tok.getString(), 'p');
|
2011-01-13 21:46:02 +00:00
|
|
|
if (Num == -1)
|
2011-02-12 01:34:40 +00:00
|
|
|
return MatchOperand_NoMatch;
|
2011-01-13 21:46:02 +00:00
|
|
|
|
|
|
|
Parser.Lex(); // Eat identifier token.
|
Remove the MCR asm parser hack and start using the custom target specific asm
parsing of operands introduced in r125030. As a small note, besides using a more
generic approach we can also have more descriptive output when debugging
llvm-mc, example:
mcr p7, #1, r5, c1, c1, #4
note: parsed instruction:
['mcr', <ARMCC::al>,
<coprocessor number: 7>,
1,
<register 73>,
<coprocessor register: 1>,
<coprocessor register: 1>,
4]
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@125052 91177308-0d34-0410-b5e6-96231b3b80d8
2011-02-07 21:41:25 +00:00
|
|
|
Operands.push_back(ARMOperand::CreateCoprocNum(Num, S));
|
2011-02-12 01:34:40 +00:00
|
|
|
return MatchOperand_Success;
|
Remove the MCR asm parser hack and start using the custom target specific asm
parsing of operands introduced in r125030. As a small note, besides using a more
generic approach we can also have more descriptive output when debugging
llvm-mc, example:
mcr p7, #1, r5, c1, c1, #4
note: parsed instruction:
['mcr', <ARMCC::al>,
<coprocessor number: 7>,
1,
<register 73>,
<coprocessor register: 1>,
<coprocessor register: 1>,
4]
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@125052 91177308-0d34-0410-b5e6-96231b3b80d8
2011-02-07 21:41:25 +00:00
|
|
|
}
|
|
|
|
|
2011-07-25 20:14:50 +00:00
|
|
|
/// parseCoprocRegOperand - Try to parse an coprocessor register operand. The
|
Remove the MCR asm parser hack and start using the custom target specific asm
parsing of operands introduced in r125030. As a small note, besides using a more
generic approach we can also have more descriptive output when debugging
llvm-mc, example:
mcr p7, #1, r5, c1, c1, #4
note: parsed instruction:
['mcr', <ARMCC::al>,
<coprocessor number: 7>,
1,
<register 73>,
<coprocessor register: 1>,
<coprocessor register: 1>,
4]
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@125052 91177308-0d34-0410-b5e6-96231b3b80d8
2011-02-07 21:41:25 +00:00
|
|
|
/// token must be an Identifier when called, and if it is a coprocessor
|
|
|
|
/// number, the token is eaten and the operand is added to the operand list.
|
2011-02-12 01:34:40 +00:00
|
|
|
ARMAsmParser::OperandMatchResultTy ARMAsmParser::
|
2011-07-25 20:14:50 +00:00
|
|
|
parseCoprocRegOperand(SmallVectorImpl<MCParsedAsmOperand*> &Operands) {
|
Remove the MCR asm parser hack and start using the custom target specific asm
parsing of operands introduced in r125030. As a small note, besides using a more
generic approach we can also have more descriptive output when debugging
llvm-mc, example:
mcr p7, #1, r5, c1, c1, #4
note: parsed instruction:
['mcr', <ARMCC::al>,
<coprocessor number: 7>,
1,
<register 73>,
<coprocessor register: 1>,
<coprocessor register: 1>,
4]
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@125052 91177308-0d34-0410-b5e6-96231b3b80d8
2011-02-07 21:41:25 +00:00
|
|
|
SMLoc S = Parser.getTok().getLoc();
|
|
|
|
const AsmToken &Tok = Parser.getTok();
|
|
|
|
assert(Tok.is(AsmToken::Identifier) && "Token is not an Identifier");
|
|
|
|
|
|
|
|
int Reg = MatchCoprocessorOperandName(Tok.getString(), 'c');
|
|
|
|
if (Reg == -1)
|
2011-02-12 01:34:40 +00:00
|
|
|
return MatchOperand_NoMatch;
|
Remove the MCR asm parser hack and start using the custom target specific asm
parsing of operands introduced in r125030. As a small note, besides using a more
generic approach we can also have more descriptive output when debugging
llvm-mc, example:
mcr p7, #1, r5, c1, c1, #4
note: parsed instruction:
['mcr', <ARMCC::al>,
<coprocessor number: 7>,
1,
<register 73>,
<coprocessor register: 1>,
<coprocessor register: 1>,
4]
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@125052 91177308-0d34-0410-b5e6-96231b3b80d8
2011-02-07 21:41:25 +00:00
|
|
|
|
|
|
|
Parser.Lex(); // Eat identifier token.
|
|
|
|
Operands.push_back(ARMOperand::CreateCoprocReg(Reg, S));
|
2011-02-12 01:34:40 +00:00
|
|
|
return MatchOperand_Success;
|
2011-01-13 21:46:02 +00:00
|
|
|
}
|
|
|
|
|
2010-10-28 17:23:41 +00:00
|
|
|
/// Parse a register list, return it if successful else return null. The first
|
|
|
|
/// token must be a '{' when called.
|
2010-11-18 23:43:05 +00:00
|
|
|
bool ARMAsmParser::
|
2011-07-26 17:10:22 +00:00
|
|
|
parseRegisterList(SmallVectorImpl<MCParsedAsmOperand*> &Operands) {
|
2010-01-19 21:44:56 +00:00
|
|
|
assert(Parser.getTok().is(AsmToken::LCurly) &&
|
2010-11-06 10:48:18 +00:00
|
|
|
"Token is not a Left Curly Brace");
|
2010-11-06 22:36:58 +00:00
|
|
|
SMLoc S = Parser.getTok().getLoc();
|
2010-10-29 14:46:02 +00:00
|
|
|
|
2010-11-09 22:44:22 +00:00
|
|
|
// Read the rest of the registers in the list.
|
|
|
|
unsigned PrevRegNum = 0;
|
2010-11-09 23:28:44 +00:00
|
|
|
SmallVector<std::pair<unsigned, SMLoc>, 32> Registers;
|
2009-10-09 21:12:28 +00:00
|
|
|
|
2010-11-09 22:44:22 +00:00
|
|
|
do {
|
2010-11-06 22:36:58 +00:00
|
|
|
bool IsRange = Parser.getTok().is(AsmToken::Minus);
|
2010-11-09 22:44:22 +00:00
|
|
|
Parser.Lex(); // Eat non-identifier token.
|
2009-10-09 21:12:28 +00:00
|
|
|
|
2010-01-19 21:44:56 +00:00
|
|
|
const AsmToken &RegTok = Parser.getTok();
|
2009-10-09 21:12:28 +00:00
|
|
|
SMLoc RegLoc = RegTok.getLoc();
|
2010-10-28 17:23:41 +00:00
|
|
|
if (RegTok.isNot(AsmToken::Identifier)) {
|
|
|
|
Error(RegLoc, "register expected");
|
2010-11-18 23:43:05 +00:00
|
|
|
return true;
|
2010-10-28 17:23:41 +00:00
|
|
|
}
|
2010-11-06 22:36:58 +00:00
|
|
|
|
2011-07-26 17:10:22 +00:00
|
|
|
int RegNum = tryParseRegister();
|
2010-10-28 17:23:41 +00:00
|
|
|
if (RegNum == -1) {
|
|
|
|
Error(RegLoc, "register expected");
|
2010-11-18 23:43:05 +00:00
|
|
|
return true;
|
2010-10-28 17:23:41 +00:00
|
|
|
}
|
2009-10-09 21:12:28 +00:00
|
|
|
|
2010-11-06 22:36:58 +00:00
|
|
|
if (IsRange) {
|
|
|
|
int Reg = PrevRegNum;
|
|
|
|
do {
|
|
|
|
++Reg;
|
|
|
|
Registers.push_back(std::make_pair(Reg, RegLoc));
|
|
|
|
} while (Reg != RegNum);
|
|
|
|
} else {
|
|
|
|
Registers.push_back(std::make_pair(RegNum, RegLoc));
|
|
|
|
}
|
|
|
|
|
|
|
|
PrevRegNum = RegNum;
|
2010-11-09 22:44:22 +00:00
|
|
|
} while (Parser.getTok().is(AsmToken::Comma) ||
|
|
|
|
Parser.getTok().is(AsmToken::Minus));
|
2010-11-06 22:36:58 +00:00
|
|
|
|
|
|
|
// Process the right curly brace of the list.
|
2010-01-19 21:44:56 +00:00
|
|
|
const AsmToken &RCurlyTok = Parser.getTok();
|
2010-10-28 17:23:41 +00:00
|
|
|
if (RCurlyTok.isNot(AsmToken::RCurly)) {
|
|
|
|
Error(RCurlyTok.getLoc(), "'}' expected");
|
2010-11-18 23:43:05 +00:00
|
|
|
return true;
|
2010-10-28 17:23:41 +00:00
|
|
|
}
|
2009-10-09 21:12:28 +00:00
|
|
|
|
2010-11-06 22:36:58 +00:00
|
|
|
SMLoc E = RCurlyTok.getLoc();
|
|
|
|
Parser.Lex(); // Eat right curly brace token.
|
2010-11-29 23:18:01 +00:00
|
|
|
|
2010-11-06 22:36:58 +00:00
|
|
|
// Verify the register list.
|
2010-11-09 23:45:59 +00:00
|
|
|
bool EmittedWarning = false;
|
2011-08-22 18:50:36 +00:00
|
|
|
unsigned HighRegNum = 0;
|
|
|
|
BitVector RegMap(32);
|
|
|
|
for (unsigned i = 0, e = Registers.size(); i != e; ++i) {
|
|
|
|
const std::pair<unsigned, SMLoc> &RegInfo = Registers[i];
|
2011-01-12 21:20:59 +00:00
|
|
|
unsigned Reg = getARMRegisterNumbering(RegInfo.first);
|
2010-11-06 22:36:58 +00:00
|
|
|
|
2010-11-09 23:45:59 +00:00
|
|
|
if (RegMap[Reg]) {
|
2010-11-06 22:36:58 +00:00
|
|
|
Error(RegInfo.second, "register duplicated in register list");
|
2010-11-18 23:43:05 +00:00
|
|
|
return true;
|
2010-11-06 22:36:58 +00:00
|
|
|
}
|
|
|
|
|
2010-11-09 23:45:59 +00:00
|
|
|
if (!EmittedWarning && Reg < HighRegNum)
|
2010-11-06 22:36:58 +00:00
|
|
|
Warning(RegInfo.second,
|
|
|
|
"register not in ascending order in register list");
|
|
|
|
|
2011-08-22 18:50:36 +00:00
|
|
|
RegMap.set(Reg);
|
2010-11-09 23:45:59 +00:00
|
|
|
HighRegNum = std::max(Reg, HighRegNum);
|
2010-11-06 22:36:58 +00:00
|
|
|
}
|
|
|
|
|
2010-11-18 23:43:05 +00:00
|
|
|
Operands.push_back(ARMOperand::CreateRegList(Registers, S, E));
|
|
|
|
return false;
|
2009-10-09 21:12:28 +00:00
|
|
|
}
|
|
|
|
|
2011-07-25 20:14:50 +00:00
|
|
|
/// parseMemBarrierOptOperand - Try to parse DSB/DMB data barrier options.
|
2011-02-12 01:34:40 +00:00
|
|
|
ARMAsmParser::OperandMatchResultTy ARMAsmParser::
|
2011-07-25 20:14:50 +00:00
|
|
|
parseMemBarrierOptOperand(SmallVectorImpl<MCParsedAsmOperand*> &Operands) {
|
2011-02-07 22:09:15 +00:00
|
|
|
SMLoc S = Parser.getTok().getLoc();
|
|
|
|
const AsmToken &Tok = Parser.getTok();
|
|
|
|
assert(Tok.is(AsmToken::Identifier) && "Token is not an Identifier");
|
|
|
|
StringRef OptStr = Tok.getString();
|
|
|
|
|
|
|
|
unsigned Opt = StringSwitch<unsigned>(OptStr.slice(0, OptStr.size()))
|
|
|
|
.Case("sy", ARM_MB::SY)
|
|
|
|
.Case("st", ARM_MB::ST)
|
2011-07-13 23:40:38 +00:00
|
|
|
.Case("sh", ARM_MB::ISH)
|
2011-02-07 22:09:15 +00:00
|
|
|
.Case("ish", ARM_MB::ISH)
|
2011-07-13 23:40:38 +00:00
|
|
|
.Case("shst", ARM_MB::ISHST)
|
2011-02-07 22:09:15 +00:00
|
|
|
.Case("ishst", ARM_MB::ISHST)
|
|
|
|
.Case("nsh", ARM_MB::NSH)
|
2011-07-13 23:40:38 +00:00
|
|
|
.Case("un", ARM_MB::NSH)
|
2011-02-07 22:09:15 +00:00
|
|
|
.Case("nshst", ARM_MB::NSHST)
|
2011-07-13 23:40:38 +00:00
|
|
|
.Case("unst", ARM_MB::NSHST)
|
2011-02-07 22:09:15 +00:00
|
|
|
.Case("osh", ARM_MB::OSH)
|
|
|
|
.Case("oshst", ARM_MB::OSHST)
|
|
|
|
.Default(~0U);
|
|
|
|
|
|
|
|
if (Opt == ~0U)
|
2011-02-12 01:34:40 +00:00
|
|
|
return MatchOperand_NoMatch;
|
2011-02-07 22:09:15 +00:00
|
|
|
|
|
|
|
Parser.Lex(); // Eat identifier token.
|
|
|
|
Operands.push_back(ARMOperand::CreateMemBarrierOpt((ARM_MB::MemBOpt)Opt, S));
|
2011-02-12 01:34:40 +00:00
|
|
|
return MatchOperand_Success;
|
2011-02-07 22:09:15 +00:00
|
|
|
}
|
|
|
|
|
2011-07-25 20:14:50 +00:00
|
|
|
/// parseProcIFlagsOperand - Try to parse iflags from CPS instruction.
|
2011-02-14 13:09:44 +00:00
|
|
|
ARMAsmParser::OperandMatchResultTy ARMAsmParser::
|
2011-07-25 20:14:50 +00:00
|
|
|
parseProcIFlagsOperand(SmallVectorImpl<MCParsedAsmOperand*> &Operands) {
|
2011-02-14 13:09:44 +00:00
|
|
|
SMLoc S = Parser.getTok().getLoc();
|
|
|
|
const AsmToken &Tok = Parser.getTok();
|
|
|
|
assert(Tok.is(AsmToken::Identifier) && "Token is not an Identifier");
|
|
|
|
StringRef IFlagsStr = Tok.getString();
|
|
|
|
|
|
|
|
unsigned IFlags = 0;
|
|
|
|
for (int i = 0, e = IFlagsStr.size(); i != e; ++i) {
|
|
|
|
unsigned Flag = StringSwitch<unsigned>(IFlagsStr.substr(i, 1))
|
|
|
|
.Case("a", ARM_PROC::A)
|
|
|
|
.Case("i", ARM_PROC::I)
|
|
|
|
.Case("f", ARM_PROC::F)
|
|
|
|
.Default(~0U);
|
|
|
|
|
|
|
|
// If some specific iflag is already set, it means that some letter is
|
|
|
|
// present more than once, this is not acceptable.
|
|
|
|
if (Flag == ~0U || (IFlags & Flag))
|
|
|
|
return MatchOperand_NoMatch;
|
|
|
|
|
|
|
|
IFlags |= Flag;
|
|
|
|
}
|
|
|
|
|
|
|
|
Parser.Lex(); // Eat identifier token.
|
|
|
|
Operands.push_back(ARMOperand::CreateProcIFlags((ARM_PROC::IFlags)IFlags, S));
|
|
|
|
return MatchOperand_Success;
|
2011-02-18 19:45:59 +00:00
|
|
|
}
|
|
|
|
|
2011-07-25 20:14:50 +00:00
|
|
|
/// parseMSRMaskOperand - Try to parse mask flags from MSR instruction.
|
2011-02-18 19:45:59 +00:00
|
|
|
ARMAsmParser::OperandMatchResultTy ARMAsmParser::
|
2011-07-25 20:14:50 +00:00
|
|
|
parseMSRMaskOperand(SmallVectorImpl<MCParsedAsmOperand*> &Operands) {
|
2011-02-18 19:45:59 +00:00
|
|
|
SMLoc S = Parser.getTok().getLoc();
|
|
|
|
const AsmToken &Tok = Parser.getTok();
|
|
|
|
assert(Tok.is(AsmToken::Identifier) && "Token is not an Identifier");
|
|
|
|
StringRef Mask = Tok.getString();
|
|
|
|
|
|
|
|
// Split spec_reg from flag, example: CPSR_sxf => "CPSR" and "sxf"
|
|
|
|
size_t Start = 0, Next = Mask.find('_');
|
|
|
|
StringRef Flags = "";
|
2011-07-19 22:45:10 +00:00
|
|
|
std::string SpecReg = LowercaseString(Mask.slice(Start, Next));
|
2011-02-18 19:45:59 +00:00
|
|
|
if (Next != StringRef::npos)
|
|
|
|
Flags = Mask.slice(Next+1, Mask.size());
|
|
|
|
|
|
|
|
// FlagsVal contains the complete mask:
|
|
|
|
// 3-0: Mask
|
|
|
|
// 4: Special Reg (cpsr, apsr => 0; spsr => 1)
|
|
|
|
unsigned FlagsVal = 0;
|
|
|
|
|
|
|
|
if (SpecReg == "apsr") {
|
|
|
|
FlagsVal = StringSwitch<unsigned>(Flags)
|
2011-07-19 22:45:10 +00:00
|
|
|
.Case("nzcvq", 0x8) // same as CPSR_f
|
2011-02-18 19:45:59 +00:00
|
|
|
.Case("g", 0x4) // same as CPSR_s
|
|
|
|
.Case("nzcvqg", 0xc) // same as CPSR_fs
|
|
|
|
.Default(~0U);
|
|
|
|
|
2011-02-19 00:43:45 +00:00
|
|
|
if (FlagsVal == ~0U) {
|
2011-02-18 19:45:59 +00:00
|
|
|
if (!Flags.empty())
|
|
|
|
return MatchOperand_NoMatch;
|
|
|
|
else
|
|
|
|
FlagsVal = 0; // No flag
|
2011-02-19 00:43:45 +00:00
|
|
|
}
|
2011-02-18 19:45:59 +00:00
|
|
|
} else if (SpecReg == "cpsr" || SpecReg == "spsr") {
|
2011-05-25 00:35:03 +00:00
|
|
|
if (Flags == "all") // cpsr_all is an alias for cpsr_fc
|
|
|
|
Flags = "fc";
|
2011-02-18 19:45:59 +00:00
|
|
|
for (int i = 0, e = Flags.size(); i != e; ++i) {
|
|
|
|
unsigned Flag = StringSwitch<unsigned>(Flags.substr(i, 1))
|
|
|
|
.Case("c", 1)
|
|
|
|
.Case("x", 2)
|
|
|
|
.Case("s", 4)
|
|
|
|
.Case("f", 8)
|
|
|
|
.Default(~0U);
|
|
|
|
|
|
|
|
// If some specific flag is already set, it means that some letter is
|
|
|
|
// present more than once, this is not acceptable.
|
|
|
|
if (FlagsVal == ~0U || (FlagsVal & Flag))
|
|
|
|
return MatchOperand_NoMatch;
|
|
|
|
FlagsVal |= Flag;
|
|
|
|
}
|
|
|
|
} else // No match for special register.
|
|
|
|
return MatchOperand_NoMatch;
|
|
|
|
|
|
|
|
// Special register without flags are equivalent to "fc" flags.
|
|
|
|
if (!FlagsVal)
|
|
|
|
FlagsVal = 0x9;
|
|
|
|
|
|
|
|
// Bit 4: Special Reg (cpsr, apsr => 0; spsr => 1)
|
|
|
|
if (SpecReg == "spsr")
|
|
|
|
FlagsVal |= 16;
|
|
|
|
|
|
|
|
Parser.Lex(); // Eat identifier token.
|
|
|
|
Operands.push_back(ARMOperand::CreateMSRMask(FlagsVal, S));
|
|
|
|
return MatchOperand_Success;
|
2011-02-14 13:09:44 +00:00
|
|
|
}
|
|
|
|
|
2011-07-21 17:23:04 +00:00
|
|
|
ARMAsmParser::OperandMatchResultTy ARMAsmParser::
|
|
|
|
parsePKHImm(SmallVectorImpl<MCParsedAsmOperand*> &Operands, StringRef Op,
|
|
|
|
int Low, int High) {
|
|
|
|
const AsmToken &Tok = Parser.getTok();
|
|
|
|
if (Tok.isNot(AsmToken::Identifier)) {
|
|
|
|
Error(Parser.getTok().getLoc(), Op + " operand expected.");
|
|
|
|
return MatchOperand_ParseFail;
|
|
|
|
}
|
|
|
|
StringRef ShiftName = Tok.getString();
|
|
|
|
std::string LowerOp = LowercaseString(Op);
|
|
|
|
std::string UpperOp = UppercaseString(Op);
|
|
|
|
if (ShiftName != LowerOp && ShiftName != UpperOp) {
|
|
|
|
Error(Parser.getTok().getLoc(), Op + " operand expected.");
|
|
|
|
return MatchOperand_ParseFail;
|
|
|
|
}
|
|
|
|
Parser.Lex(); // Eat shift type token.
|
|
|
|
|
|
|
|
// There must be a '#' and a shift amount.
|
|
|
|
if (Parser.getTok().isNot(AsmToken::Hash)) {
|
|
|
|
Error(Parser.getTok().getLoc(), "'#' expected");
|
|
|
|
return MatchOperand_ParseFail;
|
|
|
|
}
|
|
|
|
Parser.Lex(); // Eat hash token.
|
|
|
|
|
|
|
|
const MCExpr *ShiftAmount;
|
|
|
|
SMLoc Loc = Parser.getTok().getLoc();
|
|
|
|
if (getParser().ParseExpression(ShiftAmount)) {
|
|
|
|
Error(Loc, "illegal expression");
|
|
|
|
return MatchOperand_ParseFail;
|
|
|
|
}
|
|
|
|
const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(ShiftAmount);
|
|
|
|
if (!CE) {
|
|
|
|
Error(Loc, "constant expression expected");
|
|
|
|
return MatchOperand_ParseFail;
|
|
|
|
}
|
|
|
|
int Val = CE->getValue();
|
|
|
|
if (Val < Low || Val > High) {
|
|
|
|
Error(Loc, "immediate value out of range");
|
|
|
|
return MatchOperand_ParseFail;
|
|
|
|
}
|
|
|
|
|
|
|
|
Operands.push_back(ARMOperand::CreateImm(CE, Loc, Parser.getTok().getLoc()));
|
|
|
|
|
|
|
|
return MatchOperand_Success;
|
|
|
|
}
|
|
|
|
|
2011-07-22 17:44:50 +00:00
|
|
|
ARMAsmParser::OperandMatchResultTy ARMAsmParser::
|
|
|
|
parseSetEndImm(SmallVectorImpl<MCParsedAsmOperand*> &Operands) {
|
|
|
|
const AsmToken &Tok = Parser.getTok();
|
|
|
|
SMLoc S = Tok.getLoc();
|
|
|
|
if (Tok.isNot(AsmToken::Identifier)) {
|
|
|
|
Error(Tok.getLoc(), "'be' or 'le' operand expected");
|
|
|
|
return MatchOperand_ParseFail;
|
|
|
|
}
|
|
|
|
int Val = StringSwitch<int>(Tok.getString())
|
|
|
|
.Case("be", 1)
|
|
|
|
.Case("le", 0)
|
|
|
|
.Default(-1);
|
|
|
|
Parser.Lex(); // Eat the token.
|
|
|
|
|
|
|
|
if (Val == -1) {
|
|
|
|
Error(Tok.getLoc(), "'be' or 'le' operand expected");
|
|
|
|
return MatchOperand_ParseFail;
|
|
|
|
}
|
|
|
|
Operands.push_back(ARMOperand::CreateImm(MCConstantExpr::Create(Val,
|
|
|
|
getContext()),
|
|
|
|
S, Parser.getTok().getLoc()));
|
|
|
|
return MatchOperand_Success;
|
|
|
|
}
|
|
|
|
|
2011-07-25 22:20:28 +00:00
|
|
|
/// parseShifterImm - Parse the shifter immediate operand for SSAT/USAT
|
|
|
|
/// instructions. Legal values are:
|
|
|
|
/// lsl #n 'n' in [0,31]
|
|
|
|
/// asr #n 'n' in [1,32]
|
|
|
|
/// n == 32 encoded as n == 0.
|
|
|
|
ARMAsmParser::OperandMatchResultTy ARMAsmParser::
|
|
|
|
parseShifterImm(SmallVectorImpl<MCParsedAsmOperand*> &Operands) {
|
|
|
|
const AsmToken &Tok = Parser.getTok();
|
|
|
|
SMLoc S = Tok.getLoc();
|
|
|
|
if (Tok.isNot(AsmToken::Identifier)) {
|
|
|
|
Error(S, "shift operator 'asr' or 'lsl' expected");
|
|
|
|
return MatchOperand_ParseFail;
|
|
|
|
}
|
|
|
|
StringRef ShiftName = Tok.getString();
|
|
|
|
bool isASR;
|
|
|
|
if (ShiftName == "lsl" || ShiftName == "LSL")
|
|
|
|
isASR = false;
|
|
|
|
else if (ShiftName == "asr" || ShiftName == "ASR")
|
|
|
|
isASR = true;
|
|
|
|
else {
|
|
|
|
Error(S, "shift operator 'asr' or 'lsl' expected");
|
|
|
|
return MatchOperand_ParseFail;
|
|
|
|
}
|
|
|
|
Parser.Lex(); // Eat the operator.
|
|
|
|
|
|
|
|
// A '#' and a shift amount.
|
|
|
|
if (Parser.getTok().isNot(AsmToken::Hash)) {
|
|
|
|
Error(Parser.getTok().getLoc(), "'#' expected");
|
|
|
|
return MatchOperand_ParseFail;
|
|
|
|
}
|
|
|
|
Parser.Lex(); // Eat hash token.
|
|
|
|
|
|
|
|
const MCExpr *ShiftAmount;
|
|
|
|
SMLoc E = Parser.getTok().getLoc();
|
|
|
|
if (getParser().ParseExpression(ShiftAmount)) {
|
|
|
|
Error(E, "malformed shift expression");
|
|
|
|
return MatchOperand_ParseFail;
|
|
|
|
}
|
|
|
|
const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(ShiftAmount);
|
|
|
|
if (!CE) {
|
|
|
|
Error(E, "shift amount must be an immediate");
|
|
|
|
return MatchOperand_ParseFail;
|
|
|
|
}
|
|
|
|
|
|
|
|
int64_t Val = CE->getValue();
|
|
|
|
if (isASR) {
|
|
|
|
// Shift amount must be in [1,32]
|
|
|
|
if (Val < 1 || Val > 32) {
|
|
|
|
Error(E, "'asr' shift amount must be in range [1,32]");
|
|
|
|
return MatchOperand_ParseFail;
|
|
|
|
}
|
|
|
|
// asr #32 encoded as asr #0.
|
|
|
|
if (Val == 32) Val = 0;
|
|
|
|
} else {
|
|
|
|
// Shift amount must be in [1,32]
|
|
|
|
if (Val < 0 || Val > 31) {
|
|
|
|
Error(E, "'lsr' shift amount must be in range [0,31]");
|
|
|
|
return MatchOperand_ParseFail;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
E = Parser.getTok().getLoc();
|
|
|
|
Operands.push_back(ARMOperand::CreateShifterImm(isASR, Val, S, E));
|
|
|
|
|
|
|
|
return MatchOperand_Success;
|
|
|
|
}
|
|
|
|
|
2011-07-27 20:15:40 +00:00
|
|
|
/// parseRotImm - Parse the shifter immediate operand for SXTB/UXTB family
|
|
|
|
/// of instructions. Legal values are:
|
|
|
|
/// ror #n 'n' in {0, 8, 16, 24}
|
|
|
|
ARMAsmParser::OperandMatchResultTy ARMAsmParser::
|
|
|
|
parseRotImm(SmallVectorImpl<MCParsedAsmOperand*> &Operands) {
|
|
|
|
const AsmToken &Tok = Parser.getTok();
|
|
|
|
SMLoc S = Tok.getLoc();
|
|
|
|
if (Tok.isNot(AsmToken::Identifier)) {
|
|
|
|
Error(S, "rotate operator 'ror' expected");
|
|
|
|
return MatchOperand_ParseFail;
|
|
|
|
}
|
|
|
|
StringRef ShiftName = Tok.getString();
|
|
|
|
if (ShiftName != "ror" && ShiftName != "ROR") {
|
|
|
|
Error(S, "rotate operator 'ror' expected");
|
|
|
|
return MatchOperand_ParseFail;
|
|
|
|
}
|
|
|
|
Parser.Lex(); // Eat the operator.
|
|
|
|
|
|
|
|
// A '#' and a rotate amount.
|
|
|
|
if (Parser.getTok().isNot(AsmToken::Hash)) {
|
|
|
|
Error(Parser.getTok().getLoc(), "'#' expected");
|
|
|
|
return MatchOperand_ParseFail;
|
|
|
|
}
|
|
|
|
Parser.Lex(); // Eat hash token.
|
|
|
|
|
|
|
|
const MCExpr *ShiftAmount;
|
|
|
|
SMLoc E = Parser.getTok().getLoc();
|
|
|
|
if (getParser().ParseExpression(ShiftAmount)) {
|
|
|
|
Error(E, "malformed rotate expression");
|
|
|
|
return MatchOperand_ParseFail;
|
|
|
|
}
|
|
|
|
const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(ShiftAmount);
|
|
|
|
if (!CE) {
|
|
|
|
Error(E, "rotate amount must be an immediate");
|
|
|
|
return MatchOperand_ParseFail;
|
|
|
|
}
|
|
|
|
|
|
|
|
int64_t Val = CE->getValue();
|
|
|
|
// Shift amount must be in {0, 8, 16, 24} (0 is undocumented extension)
|
|
|
|
// normally, zero is represented in asm by omitting the rotate operand
|
|
|
|
// entirely.
|
|
|
|
if (Val != 8 && Val != 16 && Val != 24 && Val != 0) {
|
|
|
|
Error(E, "'ror' rotate amount must be 8, 16, or 24");
|
|
|
|
return MatchOperand_ParseFail;
|
|
|
|
}
|
|
|
|
|
|
|
|
E = Parser.getTok().getLoc();
|
|
|
|
Operands.push_back(ARMOperand::CreateRotImm(Val, S, E));
|
|
|
|
|
|
|
|
return MatchOperand_Success;
|
|
|
|
}
|
|
|
|
|
2011-07-28 21:34:26 +00:00
|
|
|
ARMAsmParser::OperandMatchResultTy ARMAsmParser::
|
|
|
|
parseBitfield(SmallVectorImpl<MCParsedAsmOperand*> &Operands) {
|
|
|
|
SMLoc S = Parser.getTok().getLoc();
|
|
|
|
// The bitfield descriptor is really two operands, the LSB and the width.
|
|
|
|
if (Parser.getTok().isNot(AsmToken::Hash)) {
|
|
|
|
Error(Parser.getTok().getLoc(), "'#' expected");
|
|
|
|
return MatchOperand_ParseFail;
|
|
|
|
}
|
|
|
|
Parser.Lex(); // Eat hash token.
|
|
|
|
|
|
|
|
const MCExpr *LSBExpr;
|
|
|
|
SMLoc E = Parser.getTok().getLoc();
|
|
|
|
if (getParser().ParseExpression(LSBExpr)) {
|
|
|
|
Error(E, "malformed immediate expression");
|
|
|
|
return MatchOperand_ParseFail;
|
|
|
|
}
|
|
|
|
const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(LSBExpr);
|
|
|
|
if (!CE) {
|
|
|
|
Error(E, "'lsb' operand must be an immediate");
|
|
|
|
return MatchOperand_ParseFail;
|
|
|
|
}
|
|
|
|
|
|
|
|
int64_t LSB = CE->getValue();
|
|
|
|
// The LSB must be in the range [0,31]
|
|
|
|
if (LSB < 0 || LSB > 31) {
|
|
|
|
Error(E, "'lsb' operand must be in the range [0,31]");
|
|
|
|
return MatchOperand_ParseFail;
|
|
|
|
}
|
|
|
|
E = Parser.getTok().getLoc();
|
|
|
|
|
|
|
|
// Expect another immediate operand.
|
|
|
|
if (Parser.getTok().isNot(AsmToken::Comma)) {
|
|
|
|
Error(Parser.getTok().getLoc(), "too few operands");
|
|
|
|
return MatchOperand_ParseFail;
|
|
|
|
}
|
|
|
|
Parser.Lex(); // Eat hash token.
|
|
|
|
if (Parser.getTok().isNot(AsmToken::Hash)) {
|
|
|
|
Error(Parser.getTok().getLoc(), "'#' expected");
|
|
|
|
return MatchOperand_ParseFail;
|
|
|
|
}
|
|
|
|
Parser.Lex(); // Eat hash token.
|
|
|
|
|
|
|
|
const MCExpr *WidthExpr;
|
|
|
|
if (getParser().ParseExpression(WidthExpr)) {
|
|
|
|
Error(E, "malformed immediate expression");
|
|
|
|
return MatchOperand_ParseFail;
|
|
|
|
}
|
|
|
|
CE = dyn_cast<MCConstantExpr>(WidthExpr);
|
|
|
|
if (!CE) {
|
|
|
|
Error(E, "'width' operand must be an immediate");
|
|
|
|
return MatchOperand_ParseFail;
|
|
|
|
}
|
|
|
|
|
|
|
|
int64_t Width = CE->getValue();
|
|
|
|
// The LSB must be in the range [1,32-lsb]
|
|
|
|
if (Width < 1 || Width > 32 - LSB) {
|
|
|
|
Error(E, "'width' operand must be in the range [1,32-lsb]");
|
|
|
|
return MatchOperand_ParseFail;
|
|
|
|
}
|
|
|
|
E = Parser.getTok().getLoc();
|
|
|
|
|
|
|
|
Operands.push_back(ARMOperand::CreateBitfield(LSB, Width, S, E));
|
|
|
|
|
|
|
|
return MatchOperand_Success;
|
|
|
|
}
|
|
|
|
|
2011-08-03 23:50:40 +00:00
|
|
|
ARMAsmParser::OperandMatchResultTy ARMAsmParser::
|
|
|
|
parsePostIdxReg(SmallVectorImpl<MCParsedAsmOperand*> &Operands) {
|
|
|
|
// Check for a post-index addressing register operand. Specifically:
|
2011-08-05 21:28:30 +00:00
|
|
|
// postidx_reg := '+' register {, shift}
|
|
|
|
// | '-' register {, shift}
|
|
|
|
// | register {, shift}
|
2011-08-03 23:50:40 +00:00
|
|
|
|
|
|
|
// This method must return MatchOperand_NoMatch without consuming any tokens
|
|
|
|
// in the case where there is no match, as other alternatives take other
|
|
|
|
// parse methods.
|
|
|
|
AsmToken Tok = Parser.getTok();
|
|
|
|
SMLoc S = Tok.getLoc();
|
|
|
|
bool haveEaten = false;
|
2011-08-05 16:11:38 +00:00
|
|
|
bool isAdd = true;
|
2011-08-03 23:50:40 +00:00
|
|
|
int Reg = -1;
|
|
|
|
if (Tok.is(AsmToken::Plus)) {
|
|
|
|
Parser.Lex(); // Eat the '+' token.
|
|
|
|
haveEaten = true;
|
|
|
|
} else if (Tok.is(AsmToken::Minus)) {
|
|
|
|
Parser.Lex(); // Eat the '-' token.
|
2011-08-05 16:11:38 +00:00
|
|
|
isAdd = false;
|
2011-08-03 23:50:40 +00:00
|
|
|
haveEaten = true;
|
|
|
|
}
|
|
|
|
if (Parser.getTok().is(AsmToken::Identifier))
|
|
|
|
Reg = tryParseRegister();
|
|
|
|
if (Reg == -1) {
|
|
|
|
if (!haveEaten)
|
|
|
|
return MatchOperand_NoMatch;
|
|
|
|
Error(Parser.getTok().getLoc(), "register expected");
|
|
|
|
return MatchOperand_ParseFail;
|
|
|
|
}
|
|
|
|
SMLoc E = Parser.getTok().getLoc();
|
|
|
|
|
2011-08-05 21:28:30 +00:00
|
|
|
ARM_AM::ShiftOpc ShiftTy = ARM_AM::no_shift;
|
|
|
|
unsigned ShiftImm = 0;
|
2011-08-05 22:03:36 +00:00
|
|
|
if (Parser.getTok().is(AsmToken::Comma)) {
|
|
|
|
Parser.Lex(); // Eat the ','.
|
|
|
|
if (parseMemRegOffsetShift(ShiftTy, ShiftImm))
|
|
|
|
return MatchOperand_ParseFail;
|
|
|
|
}
|
2011-08-05 21:28:30 +00:00
|
|
|
|
|
|
|
Operands.push_back(ARMOperand::CreatePostIdxReg(Reg, isAdd, ShiftTy,
|
|
|
|
ShiftImm, S, E));
|
2011-08-03 23:50:40 +00:00
|
|
|
|
|
|
|
return MatchOperand_Success;
|
|
|
|
}
|
|
|
|
|
2011-08-10 21:56:18 +00:00
|
|
|
ARMAsmParser::OperandMatchResultTy ARMAsmParser::
|
|
|
|
parseAM3Offset(SmallVectorImpl<MCParsedAsmOperand*> &Operands) {
|
|
|
|
// Check for a post-index addressing register operand. Specifically:
|
|
|
|
// am3offset := '+' register
|
|
|
|
// | '-' register
|
|
|
|
// | register
|
|
|
|
// | # imm
|
|
|
|
// | # + imm
|
|
|
|
// | # - imm
|
|
|
|
|
|
|
|
// This method must return MatchOperand_NoMatch without consuming any tokens
|
|
|
|
// in the case where there is no match, as other alternatives take other
|
|
|
|
// parse methods.
|
|
|
|
AsmToken Tok = Parser.getTok();
|
|
|
|
SMLoc S = Tok.getLoc();
|
|
|
|
|
|
|
|
// Do immediates first, as we always parse those if we have a '#'.
|
|
|
|
if (Parser.getTok().is(AsmToken::Hash)) {
|
|
|
|
Parser.Lex(); // Eat the '#'.
|
|
|
|
// Explicitly look for a '-', as we need to encode negative zero
|
|
|
|
// differently.
|
|
|
|
bool isNegative = Parser.getTok().is(AsmToken::Minus);
|
|
|
|
const MCExpr *Offset;
|
|
|
|
if (getParser().ParseExpression(Offset))
|
|
|
|
return MatchOperand_ParseFail;
|
|
|
|
const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(Offset);
|
|
|
|
if (!CE) {
|
|
|
|
Error(S, "constant expression expected");
|
|
|
|
return MatchOperand_ParseFail;
|
|
|
|
}
|
|
|
|
SMLoc E = Tok.getLoc();
|
|
|
|
// Negative zero is encoded as the flag value INT32_MIN.
|
|
|
|
int32_t Val = CE->getValue();
|
|
|
|
if (isNegative && Val == 0)
|
|
|
|
Val = INT32_MIN;
|
|
|
|
|
|
|
|
Operands.push_back(
|
|
|
|
ARMOperand::CreateImm(MCConstantExpr::Create(Val, getContext()), S, E));
|
|
|
|
|
|
|
|
return MatchOperand_Success;
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
bool haveEaten = false;
|
|
|
|
bool isAdd = true;
|
|
|
|
int Reg = -1;
|
|
|
|
if (Tok.is(AsmToken::Plus)) {
|
|
|
|
Parser.Lex(); // Eat the '+' token.
|
|
|
|
haveEaten = true;
|
|
|
|
} else if (Tok.is(AsmToken::Minus)) {
|
|
|
|
Parser.Lex(); // Eat the '-' token.
|
|
|
|
isAdd = false;
|
|
|
|
haveEaten = true;
|
|
|
|
}
|
|
|
|
if (Parser.getTok().is(AsmToken::Identifier))
|
|
|
|
Reg = tryParseRegister();
|
|
|
|
if (Reg == -1) {
|
|
|
|
if (!haveEaten)
|
|
|
|
return MatchOperand_NoMatch;
|
|
|
|
Error(Parser.getTok().getLoc(), "register expected");
|
|
|
|
return MatchOperand_ParseFail;
|
|
|
|
}
|
|
|
|
SMLoc E = Parser.getTok().getLoc();
|
|
|
|
|
|
|
|
Operands.push_back(ARMOperand::CreatePostIdxReg(Reg, isAdd, ARM_AM::no_shift,
|
|
|
|
0, S, E));
|
|
|
|
|
|
|
|
return MatchOperand_Success;
|
|
|
|
}
|
|
|
|
|
2011-07-26 17:10:22 +00:00
|
|
|
/// cvtLdWriteBackRegAddrMode2 - Convert parsed operands to MCInst.
|
2011-03-31 23:26:08 +00:00
|
|
|
/// Needed here because the Asm Gen Matcher can't handle properly tied operands
|
|
|
|
/// when they refer multiple MIOperands inside a single one.
|
|
|
|
bool ARMAsmParser::
|
2011-07-26 17:10:22 +00:00
|
|
|
cvtLdWriteBackRegAddrMode2(MCInst &Inst, unsigned Opcode,
|
2011-03-31 23:26:08 +00:00
|
|
|
const SmallVectorImpl<MCParsedAsmOperand*> &Operands) {
|
|
|
|
((ARMOperand*)Operands[2])->addRegOperands(Inst, 1);
|
|
|
|
|
|
|
|
// Create a writeback register dummy placeholder.
|
|
|
|
Inst.addOperand(MCOperand::CreateImm(0));
|
|
|
|
|
2011-08-03 23:50:40 +00:00
|
|
|
((ARMOperand*)Operands[3])->addAddrMode2Operands(Inst, 3);
|
2011-03-31 23:26:08 +00:00
|
|
|
((ARMOperand*)Operands[1])->addCondCodeOperands(Inst, 2);
|
|
|
|
return true;
|
|
|
|
}
|
|
|
|
|
2011-08-11 19:22:40 +00:00
|
|
|
/// cvtStWriteBackRegAddrModeImm12 - Convert parsed operands to MCInst.
|
|
|
|
/// Needed here because the Asm Gen Matcher can't handle properly tied operands
|
|
|
|
/// when they refer multiple MIOperands inside a single one.
|
|
|
|
bool ARMAsmParser::
|
|
|
|
cvtStWriteBackRegAddrModeImm12(MCInst &Inst, unsigned Opcode,
|
|
|
|
const SmallVectorImpl<MCParsedAsmOperand*> &Operands) {
|
|
|
|
// Create a writeback register dummy placeholder.
|
|
|
|
Inst.addOperand(MCOperand::CreateImm(0));
|
|
|
|
((ARMOperand*)Operands[2])->addRegOperands(Inst, 1);
|
|
|
|
((ARMOperand*)Operands[3])->addMemImm12OffsetOperands(Inst, 2);
|
|
|
|
((ARMOperand*)Operands[1])->addCondCodeOperands(Inst, 2);
|
|
|
|
return true;
|
|
|
|
}
|
|
|
|
|
2011-07-26 17:10:22 +00:00
|
|
|
/// cvtStWriteBackRegAddrMode2 - Convert parsed operands to MCInst.
|
2011-03-31 23:26:08 +00:00
|
|
|
/// Needed here because the Asm Gen Matcher can't handle properly tied operands
|
|
|
|
/// when they refer multiple MIOperands inside a single one.
|
|
|
|
bool ARMAsmParser::
|
2011-07-26 17:10:22 +00:00
|
|
|
cvtStWriteBackRegAddrMode2(MCInst &Inst, unsigned Opcode,
|
2011-03-31 23:26:08 +00:00
|
|
|
const SmallVectorImpl<MCParsedAsmOperand*> &Operands) {
|
|
|
|
// Create a writeback register dummy placeholder.
|
|
|
|
Inst.addOperand(MCOperand::CreateImm(0));
|
2011-08-11 19:22:40 +00:00
|
|
|
((ARMOperand*)Operands[2])->addRegOperands(Inst, 1);
|
|
|
|
((ARMOperand*)Operands[3])->addAddrMode2Operands(Inst, 3);
|
|
|
|
((ARMOperand*)Operands[1])->addCondCodeOperands(Inst, 2);
|
2011-08-03 23:50:40 +00:00
|
|
|
return true;
|
|
|
|
}
|
|
|
|
|
2011-08-11 21:17:22 +00:00
|
|
|
/// cvtStWriteBackRegAddrMode3 - Convert parsed operands to MCInst.
|
|
|
|
/// Needed here because the Asm Gen Matcher can't handle properly tied operands
|
|
|
|
/// when they refer multiple MIOperands inside a single one.
|
|
|
|
bool ARMAsmParser::
|
|
|
|
cvtStWriteBackRegAddrMode3(MCInst &Inst, unsigned Opcode,
|
|
|
|
const SmallVectorImpl<MCParsedAsmOperand*> &Operands) {
|
|
|
|
// Create a writeback register dummy placeholder.
|
|
|
|
Inst.addOperand(MCOperand::CreateImm(0));
|
|
|
|
((ARMOperand*)Operands[2])->addRegOperands(Inst, 1);
|
|
|
|
((ARMOperand*)Operands[3])->addAddrMode3Operands(Inst, 3);
|
|
|
|
((ARMOperand*)Operands[1])->addCondCodeOperands(Inst, 2);
|
|
|
|
return true;
|
|
|
|
}
|
|
|
|
|
2011-08-03 23:50:40 +00:00
|
|
|
/// cvtLdExtTWriteBackImm - Convert parsed operands to MCInst.
|
|
|
|
/// Needed here because the Asm Gen Matcher can't handle properly tied operands
|
|
|
|
/// when they refer multiple MIOperands inside a single one.
|
|
|
|
bool ARMAsmParser::
|
|
|
|
cvtLdExtTWriteBackImm(MCInst &Inst, unsigned Opcode,
|
|
|
|
const SmallVectorImpl<MCParsedAsmOperand*> &Operands) {
|
|
|
|
// Rt
|
2011-03-31 23:26:08 +00:00
|
|
|
((ARMOperand*)Operands[2])->addRegOperands(Inst, 1);
|
2011-08-03 23:50:40 +00:00
|
|
|
// Create a writeback register dummy placeholder.
|
|
|
|
Inst.addOperand(MCOperand::CreateImm(0));
|
|
|
|
// addr
|
|
|
|
((ARMOperand*)Operands[3])->addMemNoOffsetOperands(Inst, 1);
|
|
|
|
// offset
|
|
|
|
((ARMOperand*)Operands[4])->addPostIdxImm8Operands(Inst, 1);
|
|
|
|
// pred
|
2011-03-31 23:26:08 +00:00
|
|
|
((ARMOperand*)Operands[1])->addCondCodeOperands(Inst, 2);
|
|
|
|
return true;
|
|
|
|
}
|
|
|
|
|
2011-08-03 23:50:40 +00:00
|
|
|
/// cvtLdExtTWriteBackReg - Convert parsed operands to MCInst.
|
2011-04-04 17:18:19 +00:00
|
|
|
/// Needed here because the Asm Gen Matcher can't handle properly tied operands
|
|
|
|
/// when they refer multiple MIOperands inside a single one.
|
|
|
|
bool ARMAsmParser::
|
2011-08-03 23:50:40 +00:00
|
|
|
cvtLdExtTWriteBackReg(MCInst &Inst, unsigned Opcode,
|
|
|
|
const SmallVectorImpl<MCParsedAsmOperand*> &Operands) {
|
|
|
|
// Rt
|
2011-07-28 17:18:57 +00:00
|
|
|
((ARMOperand*)Operands[2])->addRegOperands(Inst, 1);
|
2011-04-04 17:18:19 +00:00
|
|
|
// Create a writeback register dummy placeholder.
|
|
|
|
Inst.addOperand(MCOperand::CreateImm(0));
|
2011-08-03 23:50:40 +00:00
|
|
|
// addr
|
|
|
|
((ARMOperand*)Operands[3])->addMemNoOffsetOperands(Inst, 1);
|
|
|
|
// offset
|
|
|
|
((ARMOperand*)Operands[4])->addPostIdxRegOperands(Inst, 2);
|
|
|
|
// pred
|
|
|
|
((ARMOperand*)Operands[1])->addCondCodeOperands(Inst, 2);
|
|
|
|
return true;
|
|
|
|
}
|
2011-07-28 17:18:57 +00:00
|
|
|
|
2011-08-03 23:50:40 +00:00
|
|
|
/// cvtStExtTWriteBackImm - Convert parsed operands to MCInst.
|
|
|
|
/// Needed here because the Asm Gen Matcher can't handle properly tied operands
|
|
|
|
/// when they refer multiple MIOperands inside a single one.
|
|
|
|
bool ARMAsmParser::
|
|
|
|
cvtStExtTWriteBackImm(MCInst &Inst, unsigned Opcode,
|
|
|
|
const SmallVectorImpl<MCParsedAsmOperand*> &Operands) {
|
|
|
|
// Create a writeback register dummy placeholder.
|
|
|
|
Inst.addOperand(MCOperand::CreateImm(0));
|
|
|
|
// Rt
|
|
|
|
((ARMOperand*)Operands[2])->addRegOperands(Inst, 1);
|
|
|
|
// addr
|
|
|
|
((ARMOperand*)Operands[3])->addMemNoOffsetOperands(Inst, 1);
|
|
|
|
// offset
|
|
|
|
((ARMOperand*)Operands[4])->addPostIdxImm8Operands(Inst, 1);
|
|
|
|
// pred
|
2011-04-04 17:18:19 +00:00
|
|
|
((ARMOperand*)Operands[1])->addCondCodeOperands(Inst, 2);
|
|
|
|
return true;
|
|
|
|
}
|
|
|
|
|
2011-08-03 23:50:40 +00:00
|
|
|
/// cvtStExtTWriteBackReg - Convert parsed operands to MCInst.
|
2011-04-04 17:18:19 +00:00
|
|
|
/// Needed here because the Asm Gen Matcher can't handle properly tied operands
|
|
|
|
/// when they refer multiple MIOperands inside a single one.
|
|
|
|
bool ARMAsmParser::
|
2011-08-03 23:50:40 +00:00
|
|
|
cvtStExtTWriteBackReg(MCInst &Inst, unsigned Opcode,
|
|
|
|
const SmallVectorImpl<MCParsedAsmOperand*> &Operands) {
|
2011-04-04 17:18:19 +00:00
|
|
|
// Create a writeback register dummy placeholder.
|
|
|
|
Inst.addOperand(MCOperand::CreateImm(0));
|
2011-08-03 23:50:40 +00:00
|
|
|
// Rt
|
2011-04-04 17:18:19 +00:00
|
|
|
((ARMOperand*)Operands[2])->addRegOperands(Inst, 1);
|
2011-08-03 23:50:40 +00:00
|
|
|
// addr
|
|
|
|
((ARMOperand*)Operands[3])->addMemNoOffsetOperands(Inst, 1);
|
|
|
|
// offset
|
|
|
|
((ARMOperand*)Operands[4])->addPostIdxRegOperands(Inst, 2);
|
|
|
|
// pred
|
2011-04-04 17:18:19 +00:00
|
|
|
((ARMOperand*)Operands[1])->addCondCodeOperands(Inst, 2);
|
|
|
|
return true;
|
|
|
|
}
|
|
|
|
|
2011-08-10 20:29:19 +00:00
|
|
|
/// cvtLdrdPre - Convert parsed operands to MCInst.
|
|
|
|
/// Needed here because the Asm Gen Matcher can't handle properly tied operands
|
|
|
|
/// when they refer multiple MIOperands inside a single one.
|
|
|
|
bool ARMAsmParser::
|
|
|
|
cvtLdrdPre(MCInst &Inst, unsigned Opcode,
|
|
|
|
const SmallVectorImpl<MCParsedAsmOperand*> &Operands) {
|
|
|
|
// Rt, Rt2
|
|
|
|
((ARMOperand*)Operands[2])->addRegOperands(Inst, 1);
|
|
|
|
((ARMOperand*)Operands[3])->addRegOperands(Inst, 1);
|
|
|
|
// Create a writeback register dummy placeholder.
|
|
|
|
Inst.addOperand(MCOperand::CreateImm(0));
|
|
|
|
// addr
|
|
|
|
((ARMOperand*)Operands[4])->addAddrMode3Operands(Inst, 3);
|
|
|
|
// pred
|
|
|
|
((ARMOperand*)Operands[1])->addCondCodeOperands(Inst, 2);
|
|
|
|
return true;
|
|
|
|
}
|
|
|
|
|
2011-08-11 20:28:23 +00:00
|
|
|
/// cvtStrdPre - Convert parsed operands to MCInst.
|
|
|
|
/// Needed here because the Asm Gen Matcher can't handle properly tied operands
|
|
|
|
/// when they refer multiple MIOperands inside a single one.
|
|
|
|
bool ARMAsmParser::
|
|
|
|
cvtStrdPre(MCInst &Inst, unsigned Opcode,
|
|
|
|
const SmallVectorImpl<MCParsedAsmOperand*> &Operands) {
|
|
|
|
// Create a writeback register dummy placeholder.
|
|
|
|
Inst.addOperand(MCOperand::CreateImm(0));
|
|
|
|
// Rt, Rt2
|
|
|
|
((ARMOperand*)Operands[2])->addRegOperands(Inst, 1);
|
|
|
|
((ARMOperand*)Operands[3])->addRegOperands(Inst, 1);
|
|
|
|
// addr
|
|
|
|
((ARMOperand*)Operands[4])->addAddrMode3Operands(Inst, 3);
|
|
|
|
// pred
|
|
|
|
((ARMOperand*)Operands[1])->addCondCodeOperands(Inst, 2);
|
|
|
|
return true;
|
|
|
|
}
|
|
|
|
|
2011-08-10 22:42:16 +00:00
|
|
|
/// cvtLdWriteBackRegAddrMode3 - Convert parsed operands to MCInst.
|
|
|
|
/// Needed here because the Asm Gen Matcher can't handle properly tied operands
|
|
|
|
/// when they refer multiple MIOperands inside a single one.
|
|
|
|
bool ARMAsmParser::
|
|
|
|
cvtLdWriteBackRegAddrMode3(MCInst &Inst, unsigned Opcode,
|
|
|
|
const SmallVectorImpl<MCParsedAsmOperand*> &Operands) {
|
|
|
|
((ARMOperand*)Operands[2])->addRegOperands(Inst, 1);
|
|
|
|
// Create a writeback register dummy placeholder.
|
|
|
|
Inst.addOperand(MCOperand::CreateImm(0));
|
|
|
|
((ARMOperand*)Operands[3])->addAddrMode3Operands(Inst, 3);
|
|
|
|
((ARMOperand*)Operands[1])->addCondCodeOperands(Inst, 2);
|
|
|
|
return true;
|
|
|
|
}
|
|
|
|
|
2011-08-19 22:07:46 +00:00
|
|
|
/// cvtThumbMultiple- Convert parsed operands to MCInst.
|
|
|
|
/// Needed here because the Asm Gen Matcher can't handle properly tied operands
|
|
|
|
/// when they refer multiple MIOperands inside a single one.
|
|
|
|
bool ARMAsmParser::
|
|
|
|
cvtThumbMultiply(MCInst &Inst, unsigned Opcode,
|
|
|
|
const SmallVectorImpl<MCParsedAsmOperand*> &Operands) {
|
|
|
|
// The second source operand must be the same register as the destination
|
|
|
|
// operand.
|
|
|
|
if (Operands.size() == 6 &&
|
2011-08-19 22:30:46 +00:00
|
|
|
(((ARMOperand*)Operands[3])->getReg() !=
|
|
|
|
((ARMOperand*)Operands[5])->getReg()) &&
|
|
|
|
(((ARMOperand*)Operands[3])->getReg() !=
|
|
|
|
((ARMOperand*)Operands[4])->getReg())) {
|
2011-08-19 22:07:46 +00:00
|
|
|
Error(Operands[3]->getStartLoc(),
|
2011-08-19 22:30:46 +00:00
|
|
|
"destination register must match source register");
|
2011-08-19 22:07:46 +00:00
|
|
|
return false;
|
|
|
|
}
|
|
|
|
((ARMOperand*)Operands[3])->addRegOperands(Inst, 1);
|
|
|
|
((ARMOperand*)Operands[1])->addCCOutOperands(Inst, 1);
|
|
|
|
((ARMOperand*)Operands[4])->addRegOperands(Inst, 1);
|
2011-08-19 22:30:46 +00:00
|
|
|
// If we have a three-operand form, use that, else the second source operand
|
|
|
|
// is just the destination operand again.
|
|
|
|
if (Operands.size() == 6)
|
|
|
|
((ARMOperand*)Operands[5])->addRegOperands(Inst, 1);
|
|
|
|
else
|
|
|
|
Inst.addOperand(Inst.getOperand(0));
|
2011-08-19 22:07:46 +00:00
|
|
|
((ARMOperand*)Operands[2])->addCondCodeOperands(Inst, 2);
|
|
|
|
|
|
|
|
return true;
|
|
|
|
}
|
2011-08-10 22:42:16 +00:00
|
|
|
|
2010-11-06 22:36:58 +00:00
|
|
|
/// Parse an ARM memory expression, return false if successful else return true
|
2009-10-30 22:55:57 +00:00
|
|
|
/// or an error. The first token must be a '[' when called.
|
2010-11-18 23:43:05 +00:00
|
|
|
bool ARMAsmParser::
|
2011-08-03 23:50:40 +00:00
|
|
|
parseMemory(SmallVectorImpl<MCParsedAsmOperand*> &Operands) {
|
2010-04-02 22:27:05 +00:00
|
|
|
SMLoc S, E;
|
2010-01-19 21:44:56 +00:00
|
|
|
assert(Parser.getTok().is(AsmToken::LBrac) &&
|
2010-11-06 10:48:18 +00:00
|
|
|
"Token is not a Left Bracket");
|
2010-04-02 22:27:05 +00:00
|
|
|
S = Parser.getTok().getLoc();
|
2010-01-19 20:27:46 +00:00
|
|
|
Parser.Lex(); // Eat left bracket token.
|
2009-10-06 22:26:42 +00:00
|
|
|
|
2010-01-19 21:44:56 +00:00
|
|
|
const AsmToken &BaseRegTok = Parser.getTok();
|
2011-07-26 17:10:22 +00:00
|
|
|
int BaseRegNum = tryParseRegister();
|
2011-08-03 23:50:40 +00:00
|
|
|
if (BaseRegNum == -1)
|
|
|
|
return Error(BaseRegTok.getLoc(), "register expected");
|
2009-10-06 22:26:42 +00:00
|
|
|
|
2011-01-18 05:34:17 +00:00
|
|
|
// The next token must either be a comma or a closing bracket.
|
|
|
|
const AsmToken &Tok = Parser.getTok();
|
|
|
|
if (!Tok.is(AsmToken::Comma) && !Tok.is(AsmToken::RBrac))
|
2011-08-03 23:50:40 +00:00
|
|
|
return Error(Tok.getLoc(), "malformed memory operand");
|
2011-01-18 05:34:17 +00:00
|
|
|
|
2011-08-03 23:50:40 +00:00
|
|
|
if (Tok.is(AsmToken::RBrac)) {
|
2010-04-02 22:27:05 +00:00
|
|
|
E = Tok.getLoc();
|
2010-01-19 20:27:46 +00:00
|
|
|
Parser.Lex(); // Eat right bracket token.
|
2009-10-06 22:26:42 +00:00
|
|
|
|
2011-08-03 23:50:40 +00:00
|
|
|
Operands.push_back(ARMOperand::CreateMem(BaseRegNum, 0, 0, ARM_AM::no_shift,
|
|
|
|
0, false, S, E));
|
2010-11-29 23:18:01 +00:00
|
|
|
|
2011-08-03 23:50:40 +00:00
|
|
|
return false;
|
|
|
|
}
|
2010-11-18 23:43:05 +00:00
|
|
|
|
2011-08-03 23:50:40 +00:00
|
|
|
assert(Tok.is(AsmToken::Comma) && "Lost comma in memory operand?!");
|
|
|
|
Parser.Lex(); // Eat the comma.
|
2010-11-18 23:43:05 +00:00
|
|
|
|
2011-08-03 23:50:40 +00:00
|
|
|
// If we have a '#' it's an immediate offset, else assume it's a register
|
|
|
|
// offset.
|
|
|
|
if (Parser.getTok().is(AsmToken::Hash)) {
|
|
|
|
Parser.Lex(); // Eat the '#'.
|
|
|
|
E = Parser.getTok().getLoc();
|
2010-11-18 23:43:05 +00:00
|
|
|
|
2011-08-03 23:50:40 +00:00
|
|
|
// FIXME: Special case #-0 so we can correctly set the U bit.
|
2009-10-15 21:42:45 +00:00
|
|
|
|
2011-08-03 23:50:40 +00:00
|
|
|
const MCExpr *Offset;
|
|
|
|
if (getParser().ParseExpression(Offset))
|
|
|
|
return true;
|
2011-01-18 05:34:24 +00:00
|
|
|
|
2011-08-03 23:50:40 +00:00
|
|
|
// The expression has to be a constant. Memory references with relocations
|
|
|
|
// don't come through here, as they use the <label> forms of the relevant
|
|
|
|
// instructions.
|
|
|
|
const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(Offset);
|
|
|
|
if (!CE)
|
|
|
|
return Error (E, "constant expression expected");
|
|
|
|
|
|
|
|
// Now we should have the closing ']'
|
|
|
|
E = Parser.getTok().getLoc();
|
|
|
|
if (Parser.getTok().isNot(AsmToken::RBrac))
|
|
|
|
return Error(E, "']' expected");
|
|
|
|
Parser.Lex(); // Eat right bracket token.
|
2011-01-18 05:34:24 +00:00
|
|
|
|
2011-08-03 23:50:40 +00:00
|
|
|
// Don't worry about range checking the value here. That's handled by
|
|
|
|
// the is*() predicates.
|
|
|
|
Operands.push_back(ARMOperand::CreateMem(BaseRegNum, CE, 0,
|
|
|
|
ARM_AM::no_shift, 0, false, S,E));
|
2009-10-06 22:26:42 +00:00
|
|
|
|
2011-08-03 23:50:40 +00:00
|
|
|
// If there's a pre-indexing writeback marker, '!', just add it as a token
|
|
|
|
// operand.
|
|
|
|
if (Parser.getTok().is(AsmToken::Exclaim)) {
|
|
|
|
Operands.push_back(ARMOperand::CreateToken("!",Parser.getTok().getLoc()));
|
|
|
|
Parser.Lex(); // Eat the '!'.
|
2010-04-02 22:27:05 +00:00
|
|
|
}
|
2011-08-03 23:50:40 +00:00
|
|
|
|
|
|
|
return false;
|
2009-10-30 22:55:57 +00:00
|
|
|
}
|
2010-11-01 16:44:21 +00:00
|
|
|
|
2011-08-03 23:50:40 +00:00
|
|
|
// The register offset is optionally preceded by a '+' or '-'
|
|
|
|
bool isNegative = false;
|
|
|
|
if (Parser.getTok().is(AsmToken::Minus)) {
|
|
|
|
isNegative = true;
|
|
|
|
Parser.Lex(); // Eat the '-'.
|
|
|
|
} else if (Parser.getTok().is(AsmToken::Plus)) {
|
|
|
|
// Nothing to do.
|
|
|
|
Parser.Lex(); // Eat the '+'.
|
|
|
|
}
|
2009-10-30 22:55:57 +00:00
|
|
|
|
2011-08-03 23:50:40 +00:00
|
|
|
E = Parser.getTok().getLoc();
|
|
|
|
int OffsetRegNum = tryParseRegister();
|
|
|
|
if (OffsetRegNum == -1)
|
|
|
|
return Error(E, "register expected");
|
|
|
|
|
|
|
|
// If there's a shift operator, handle it.
|
|
|
|
ARM_AM::ShiftOpc ShiftType = ARM_AM::no_shift;
|
2011-08-05 22:03:36 +00:00
|
|
|
unsigned ShiftImm = 0;
|
2011-08-03 23:50:40 +00:00
|
|
|
if (Parser.getTok().is(AsmToken::Comma)) {
|
|
|
|
Parser.Lex(); // Eat the ','.
|
2011-08-05 22:03:36 +00:00
|
|
|
if (parseMemRegOffsetShift(ShiftType, ShiftImm))
|
2011-08-03 23:50:40 +00:00
|
|
|
return true;
|
2009-10-30 22:55:57 +00:00
|
|
|
}
|
2010-10-29 14:46:02 +00:00
|
|
|
|
2011-08-03 23:50:40 +00:00
|
|
|
// Now we should have the closing ']'
|
|
|
|
E = Parser.getTok().getLoc();
|
|
|
|
if (Parser.getTok().isNot(AsmToken::RBrac))
|
|
|
|
return Error(E, "']' expected");
|
|
|
|
Parser.Lex(); // Eat right bracket token.
|
|
|
|
|
|
|
|
Operands.push_back(ARMOperand::CreateMem(BaseRegNum, 0, OffsetRegNum,
|
2011-08-05 22:03:36 +00:00
|
|
|
ShiftType, ShiftImm, isNegative,
|
2011-08-03 23:50:40 +00:00
|
|
|
S, E));
|
|
|
|
|
2011-08-05 21:28:30 +00:00
|
|
|
// If there's a pre-indexing writeback marker, '!', just add it as a token
|
|
|
|
// operand.
|
|
|
|
if (Parser.getTok().is(AsmToken::Exclaim)) {
|
|
|
|
Operands.push_back(ARMOperand::CreateToken("!",Parser.getTok().getLoc()));
|
|
|
|
Parser.Lex(); // Eat the '!'.
|
|
|
|
}
|
2009-10-30 22:55:57 +00:00
|
|
|
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
2011-08-03 23:50:40 +00:00
|
|
|
/// parseMemRegOffsetShift - one of these two:
|
2009-10-06 22:26:42 +00:00
|
|
|
/// ( lsl | lsr | asr | ror ) , # shift_amount
|
|
|
|
/// rrx
|
2011-08-03 23:50:40 +00:00
|
|
|
/// return true if it parses a shift otherwise it returns false.
|
|
|
|
bool ARMAsmParser::parseMemRegOffsetShift(ARM_AM::ShiftOpc &St,
|
|
|
|
unsigned &Amount) {
|
|
|
|
SMLoc Loc = Parser.getTok().getLoc();
|
2010-01-19 21:44:56 +00:00
|
|
|
const AsmToken &Tok = Parser.getTok();
|
2009-10-06 22:26:42 +00:00
|
|
|
if (Tok.isNot(AsmToken::Identifier))
|
|
|
|
return true;
|
2010-07-14 22:38:02 +00:00
|
|
|
StringRef ShiftName = Tok.getString();
|
2009-10-06 22:26:42 +00:00
|
|
|
if (ShiftName == "lsl" || ShiftName == "LSL")
|
2011-03-18 22:50:18 +00:00
|
|
|
St = ARM_AM::lsl;
|
2009-10-06 22:26:42 +00:00
|
|
|
else if (ShiftName == "lsr" || ShiftName == "LSR")
|
2011-03-18 22:50:18 +00:00
|
|
|
St = ARM_AM::lsr;
|
2009-10-06 22:26:42 +00:00
|
|
|
else if (ShiftName == "asr" || ShiftName == "ASR")
|
2011-03-18 22:50:18 +00:00
|
|
|
St = ARM_AM::asr;
|
2009-10-06 22:26:42 +00:00
|
|
|
else if (ShiftName == "ror" || ShiftName == "ROR")
|
2011-03-18 22:50:18 +00:00
|
|
|
St = ARM_AM::ror;
|
2009-10-06 22:26:42 +00:00
|
|
|
else if (ShiftName == "rrx" || ShiftName == "RRX")
|
2011-03-18 22:50:18 +00:00
|
|
|
St = ARM_AM::rrx;
|
2009-10-06 22:26:42 +00:00
|
|
|
else
|
2011-08-03 23:50:40 +00:00
|
|
|
return Error(Loc, "illegal shift operator");
|
2010-01-19 20:27:46 +00:00
|
|
|
Parser.Lex(); // Eat shift type token.
|
2009-10-06 22:26:42 +00:00
|
|
|
|
2011-08-03 23:50:40 +00:00
|
|
|
// rrx stands alone.
|
|
|
|
Amount = 0;
|
|
|
|
if (St != ARM_AM::rrx) {
|
|
|
|
Loc = Parser.getTok().getLoc();
|
|
|
|
// A '#' and a shift amount.
|
|
|
|
const AsmToken &HashTok = Parser.getTok();
|
|
|
|
if (HashTok.isNot(AsmToken::Hash))
|
|
|
|
return Error(HashTok.getLoc(), "'#' expected");
|
|
|
|
Parser.Lex(); // Eat hash token.
|
2009-10-30 22:55:57 +00:00
|
|
|
|
2011-08-03 23:50:40 +00:00
|
|
|
const MCExpr *Expr;
|
|
|
|
if (getParser().ParseExpression(Expr))
|
|
|
|
return true;
|
|
|
|
// Range check the immediate.
|
|
|
|
// lsl, ror: 0 <= imm <= 31
|
|
|
|
// lsr, asr: 0 <= imm <= 32
|
|
|
|
const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(Expr);
|
|
|
|
if (!CE)
|
|
|
|
return Error(Loc, "shift amount must be an immediate");
|
|
|
|
int64_t Imm = CE->getValue();
|
|
|
|
if (Imm < 0 ||
|
|
|
|
((St == ARM_AM::lsl || St == ARM_AM::ror) && Imm > 31) ||
|
|
|
|
((St == ARM_AM::lsr || St == ARM_AM::asr) && Imm > 32))
|
|
|
|
return Error(Loc, "immediate shift value out of range");
|
|
|
|
Amount = Imm;
|
|
|
|
}
|
2009-10-06 22:26:42 +00:00
|
|
|
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
2009-10-30 22:55:57 +00:00
|
|
|
/// Parse a arm instruction operand. For now this parses the operand regardless
|
|
|
|
/// of the mnemonic.
|
2011-07-26 17:10:22 +00:00
|
|
|
bool ARMAsmParser::parseOperand(SmallVectorImpl<MCParsedAsmOperand*> &Operands,
|
Remove the MCR asm parser hack and start using the custom target specific asm
parsing of operands introduced in r125030. As a small note, besides using a more
generic approach we can also have more descriptive output when debugging
llvm-mc, example:
mcr p7, #1, r5, c1, c1, #4
note: parsed instruction:
['mcr', <ARMCC::al>,
<coprocessor number: 7>,
1,
<register 73>,
<coprocessor register: 1>,
<coprocessor register: 1>,
4]
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@125052 91177308-0d34-0410-b5e6-96231b3b80d8
2011-02-07 21:41:25 +00:00
|
|
|
StringRef Mnemonic) {
|
2010-04-02 22:27:05 +00:00
|
|
|
SMLoc S, E;
|
Remove the MCR asm parser hack and start using the custom target specific asm
parsing of operands introduced in r125030. As a small note, besides using a more
generic approach we can also have more descriptive output when debugging
llvm-mc, example:
mcr p7, #1, r5, c1, c1, #4
note: parsed instruction:
['mcr', <ARMCC::al>,
<coprocessor number: 7>,
1,
<register 73>,
<coprocessor register: 1>,
<coprocessor register: 1>,
4]
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@125052 91177308-0d34-0410-b5e6-96231b3b80d8
2011-02-07 21:41:25 +00:00
|
|
|
|
|
|
|
// Check if the current operand has a custom associated parser, if so, try to
|
|
|
|
// custom parse the operand, or fallback to the general approach.
|
2011-02-12 01:34:40 +00:00
|
|
|
OperandMatchResultTy ResTy = MatchOperandParserImpl(Operands, Mnemonic);
|
|
|
|
if (ResTy == MatchOperand_Success)
|
Remove the MCR asm parser hack and start using the custom target specific asm
parsing of operands introduced in r125030. As a small note, besides using a more
generic approach we can also have more descriptive output when debugging
llvm-mc, example:
mcr p7, #1, r5, c1, c1, #4
note: parsed instruction:
['mcr', <ARMCC::al>,
<coprocessor number: 7>,
1,
<register 73>,
<coprocessor register: 1>,
<coprocessor register: 1>,
4]
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@125052 91177308-0d34-0410-b5e6-96231b3b80d8
2011-02-07 21:41:25 +00:00
|
|
|
return false;
|
2011-02-12 01:34:40 +00:00
|
|
|
// If there wasn't a custom match, try the generic matcher below. Otherwise,
|
|
|
|
// there was a match, but an error occurred, in which case, just return that
|
|
|
|
// the operand parsing failed.
|
|
|
|
if (ResTy == MatchOperand_ParseFail)
|
|
|
|
return true;
|
Remove the MCR asm parser hack and start using the custom target specific asm
parsing of operands introduced in r125030. As a small note, besides using a more
generic approach we can also have more descriptive output when debugging
llvm-mc, example:
mcr p7, #1, r5, c1, c1, #4
note: parsed instruction:
['mcr', <ARMCC::al>,
<coprocessor number: 7>,
1,
<register 73>,
<coprocessor register: 1>,
<coprocessor register: 1>,
4]
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@125052 91177308-0d34-0410-b5e6-96231b3b80d8
2011-02-07 21:41:25 +00:00
|
|
|
|
2009-10-06 22:26:42 +00:00
|
|
|
switch (getLexer().getKind()) {
|
2010-11-06 21:42:12 +00:00
|
|
|
default:
|
|
|
|
Error(Parser.getTok().getLoc(), "unexpected token in operand");
|
2010-11-18 23:43:05 +00:00
|
|
|
return true;
|
2011-07-13 18:49:30 +00:00
|
|
|
case AsmToken::Identifier: {
|
2011-07-26 17:10:22 +00:00
|
|
|
if (!tryParseRegisterWithWriteBack(Operands))
|
2010-11-18 23:43:05 +00:00
|
|
|
return false;
|
2011-07-26 20:41:24 +00:00
|
|
|
int Res = tryParseShiftRegister(Operands);
|
2011-07-13 18:49:30 +00:00
|
|
|
if (Res == 0) // success
|
2011-03-18 22:50:18 +00:00
|
|
|
return false;
|
2011-07-13 18:49:30 +00:00
|
|
|
else if (Res == -1) // irrecoverable error
|
|
|
|
return true;
|
2011-01-13 21:46:02 +00:00
|
|
|
|
|
|
|
// Fall though for the Identifier case that is not a register or a
|
|
|
|
// special name.
|
2011-07-13 18:49:30 +00:00
|
|
|
}
|
2011-01-13 20:32:36 +00:00
|
|
|
case AsmToken::Integer: // things like 1f and 2b as a branch targets
|
|
|
|
case AsmToken::Dot: { // . as a branch target
|
2009-10-15 20:48:48 +00:00
|
|
|
// This was not a register so parse other operands that start with an
|
|
|
|
// identifier (like labels) as expressions and create them as immediates.
|
|
|
|
const MCExpr *IdVal;
|
2010-04-02 22:27:05 +00:00
|
|
|
S = Parser.getTok().getLoc();
|
2009-10-15 20:48:48 +00:00
|
|
|
if (getParser().ParseExpression(IdVal))
|
2010-11-18 23:43:05 +00:00
|
|
|
return true;
|
2010-04-02 22:27:05 +00:00
|
|
|
E = SMLoc::getFromPointer(Parser.getTok().getLoc().getPointer() - 1);
|
2010-11-18 23:43:05 +00:00
|
|
|
Operands.push_back(ARMOperand::CreateImm(IdVal, S, E));
|
|
|
|
return false;
|
|
|
|
}
|
2009-10-06 22:26:42 +00:00
|
|
|
case AsmToken::LBrac:
|
2011-07-26 17:10:22 +00:00
|
|
|
return parseMemory(Operands);
|
2009-10-09 21:12:28 +00:00
|
|
|
case AsmToken::LCurly:
|
2011-07-26 17:10:22 +00:00
|
|
|
return parseRegisterList(Operands);
|
2009-10-09 21:12:28 +00:00
|
|
|
case AsmToken::Hash:
|
2009-10-13 23:33:38 +00:00
|
|
|
// #42 -> immediate.
|
|
|
|
// TODO: ":lower16:" and ":upper16:" modifiers after # before immediate
|
2010-04-02 22:27:05 +00:00
|
|
|
S = Parser.getTok().getLoc();
|
2010-01-19 20:27:46 +00:00
|
|
|
Parser.Lex();
|
2009-10-15 20:48:48 +00:00
|
|
|
const MCExpr *ImmVal;
|
|
|
|
if (getParser().ParseExpression(ImmVal))
|
2010-11-18 23:43:05 +00:00
|
|
|
return true;
|
2010-04-02 22:27:05 +00:00
|
|
|
E = SMLoc::getFromPointer(Parser.getTok().getLoc().getPointer() - 1);
|
2010-11-18 23:43:05 +00:00
|
|
|
Operands.push_back(ARMOperand::CreateImm(ImmVal, S, E));
|
|
|
|
return false;
|
2011-01-11 23:53:41 +00:00
|
|
|
case AsmToken::Colon: {
|
|
|
|
// ":lower16:" and ":upper16:" expression prefixes
|
2011-01-13 07:58:56 +00:00
|
|
|
// FIXME: Check it's an expression prefix,
|
|
|
|
// e.g. (FOO - :lower16:BAR) isn't legal.
|
|
|
|
ARMMCExpr::VariantKind RefKind;
|
2011-07-26 17:10:22 +00:00
|
|
|
if (parsePrefix(RefKind))
|
2011-01-11 23:53:41 +00:00
|
|
|
return true;
|
|
|
|
|
2011-01-13 07:58:56 +00:00
|
|
|
const MCExpr *SubExprVal;
|
|
|
|
if (getParser().ParseExpression(SubExprVal))
|
2011-01-11 23:53:41 +00:00
|
|
|
return true;
|
|
|
|
|
2011-01-13 07:58:56 +00:00
|
|
|
const MCExpr *ExprVal = ARMMCExpr::Create(RefKind, SubExprVal,
|
|
|
|
getContext());
|
2011-01-11 23:53:41 +00:00
|
|
|
E = SMLoc::getFromPointer(Parser.getTok().getLoc().getPointer() - 1);
|
2011-01-13 07:58:56 +00:00
|
|
|
Operands.push_back(ARMOperand::CreateImm(ExprVal, S, E));
|
2011-01-11 23:53:41 +00:00
|
|
|
return false;
|
|
|
|
}
|
2009-10-06 22:26:42 +00:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2011-07-26 17:10:22 +00:00
|
|
|
// parsePrefix - Parse ARM 16-bit relocations expression prefix, i.e.
|
2011-01-13 07:58:56 +00:00
|
|
|
// :lower16: and :upper16:.
|
2011-07-26 17:10:22 +00:00
|
|
|
bool ARMAsmParser::parsePrefix(ARMMCExpr::VariantKind &RefKind) {
|
2011-01-13 07:58:56 +00:00
|
|
|
RefKind = ARMMCExpr::VK_ARM_None;
|
2011-01-11 23:53:41 +00:00
|
|
|
|
|
|
|
// :lower16: and :upper16: modifiers
|
2011-01-13 00:27:00 +00:00
|
|
|
assert(getLexer().is(AsmToken::Colon) && "expected a :");
|
2011-01-11 23:53:41 +00:00
|
|
|
Parser.Lex(); // Eat ':'
|
|
|
|
|
|
|
|
if (getLexer().isNot(AsmToken::Identifier)) {
|
|
|
|
Error(Parser.getTok().getLoc(), "expected prefix identifier in operand");
|
|
|
|
return true;
|
|
|
|
}
|
|
|
|
|
|
|
|
StringRef IDVal = Parser.getTok().getIdentifier();
|
|
|
|
if (IDVal == "lower16") {
|
2011-01-13 07:58:56 +00:00
|
|
|
RefKind = ARMMCExpr::VK_ARM_LO16;
|
2011-01-11 23:53:41 +00:00
|
|
|
} else if (IDVal == "upper16") {
|
2011-01-13 07:58:56 +00:00
|
|
|
RefKind = ARMMCExpr::VK_ARM_HI16;
|
2011-01-11 23:53:41 +00:00
|
|
|
} else {
|
|
|
|
Error(Parser.getTok().getLoc(), "unexpected prefix in operand");
|
|
|
|
return true;
|
|
|
|
}
|
|
|
|
Parser.Lex();
|
|
|
|
|
|
|
|
if (getLexer().isNot(AsmToken::Colon)) {
|
|
|
|
Error(Parser.getTok().getLoc(), "unexpected token after prefix");
|
|
|
|
return true;
|
|
|
|
}
|
|
|
|
Parser.Lex(); // Eat the last ':'
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
|
|
|
const MCExpr *
|
2011-07-26 17:10:22 +00:00
|
|
|
ARMAsmParser::applyPrefixToExpr(const MCExpr *E,
|
2011-01-11 23:53:41 +00:00
|
|
|
MCSymbolRefExpr::VariantKind Variant) {
|
|
|
|
// Recurse over the given expression, rebuilding it to apply the given variant
|
|
|
|
// to the leftmost symbol.
|
|
|
|
if (Variant == MCSymbolRefExpr::VK_None)
|
|
|
|
return E;
|
|
|
|
|
|
|
|
switch (E->getKind()) {
|
|
|
|
case MCExpr::Target:
|
|
|
|
llvm_unreachable("Can't handle target expr yet");
|
|
|
|
case MCExpr::Constant:
|
|
|
|
llvm_unreachable("Can't handle lower16/upper16 of constant yet");
|
|
|
|
|
|
|
|
case MCExpr::SymbolRef: {
|
|
|
|
const MCSymbolRefExpr *SRE = cast<MCSymbolRefExpr>(E);
|
|
|
|
|
|
|
|
if (SRE->getKind() != MCSymbolRefExpr::VK_None)
|
|
|
|
return 0;
|
|
|
|
|
|
|
|
return MCSymbolRefExpr::Create(&SRE->getSymbol(), Variant, getContext());
|
|
|
|
}
|
|
|
|
|
|
|
|
case MCExpr::Unary:
|
|
|
|
llvm_unreachable("Can't handle unary expressions yet");
|
|
|
|
|
|
|
|
case MCExpr::Binary: {
|
|
|
|
const MCBinaryExpr *BE = cast<MCBinaryExpr>(E);
|
2011-07-26 17:10:22 +00:00
|
|
|
const MCExpr *LHS = applyPrefixToExpr(BE->getLHS(), Variant);
|
2011-01-11 23:53:41 +00:00
|
|
|
const MCExpr *RHS = BE->getRHS();
|
|
|
|
if (!LHS)
|
|
|
|
return 0;
|
|
|
|
|
|
|
|
return MCBinaryExpr::Create(BE->getOpcode(), LHS, RHS, getContext());
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
assert(0 && "Invalid expression kind!");
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2011-01-11 15:59:50 +00:00
|
|
|
/// \brief Given a mnemonic, split out possible predication code and carry
|
|
|
|
/// setting letters to form a canonical mnemonic and flags.
|
|
|
|
//
|
2011-01-10 12:24:52 +00:00
|
|
|
// FIXME: Would be nice to autogen this.
|
2011-07-26 17:10:22 +00:00
|
|
|
StringRef ARMAsmParser::splitMnemonic(StringRef Mnemonic,
|
2011-07-19 20:10:31 +00:00
|
|
|
unsigned &PredicationCode,
|
|
|
|
bool &CarrySetting,
|
|
|
|
unsigned &ProcessorIMod) {
|
2011-01-11 15:59:50 +00:00
|
|
|
PredicationCode = ARMCC::AL;
|
|
|
|
CarrySetting = false;
|
2011-02-14 13:09:44 +00:00
|
|
|
ProcessorIMod = 0;
|
2011-01-11 15:59:50 +00:00
|
|
|
|
2011-01-10 12:24:52 +00:00
|
|
|
// Ignore some mnemonics we know aren't predicated forms.
|
2011-01-11 15:59:50 +00:00
|
|
|
//
|
|
|
|
// FIXME: Would be nice to autogen this.
|
2011-07-19 20:10:31 +00:00
|
|
|
if ((Mnemonic == "movs" && isThumb()) ||
|
|
|
|
Mnemonic == "teq" || Mnemonic == "vceq" || Mnemonic == "svc" ||
|
|
|
|
Mnemonic == "mls" || Mnemonic == "smmls" || Mnemonic == "vcls" ||
|
|
|
|
Mnemonic == "vmls" || Mnemonic == "vnmls" || Mnemonic == "vacge" ||
|
|
|
|
Mnemonic == "vcge" || Mnemonic == "vclt" || Mnemonic == "vacgt" ||
|
|
|
|
Mnemonic == "vcgt" || Mnemonic == "vcle" || Mnemonic == "smlal" ||
|
|
|
|
Mnemonic == "umaal" || Mnemonic == "umlal" || Mnemonic == "vabal" ||
|
|
|
|
Mnemonic == "vmlal" || Mnemonic == "vpadal" || Mnemonic == "vqdmlal")
|
2011-01-11 15:59:50 +00:00
|
|
|
return Mnemonic;
|
2011-01-10 12:24:52 +00:00
|
|
|
|
2011-07-11 17:09:57 +00:00
|
|
|
// First, split out any predication code. Ignore mnemonics we know aren't
|
|
|
|
// predicated but do have a carry-set and so weren't caught above.
|
2011-07-20 18:20:31 +00:00
|
|
|
if (Mnemonic != "adcs" && Mnemonic != "bics" && Mnemonic != "movs" &&
|
2011-07-27 21:58:11 +00:00
|
|
|
Mnemonic != "muls" && Mnemonic != "smlals" && Mnemonic != "smulls" &&
|
2011-08-19 19:29:25 +00:00
|
|
|
Mnemonic != "umlals" && Mnemonic != "umulls" && Mnemonic != "lsls") {
|
2011-07-11 17:09:57 +00:00
|
|
|
unsigned CC = StringSwitch<unsigned>(Mnemonic.substr(Mnemonic.size()-2))
|
|
|
|
.Case("eq", ARMCC::EQ)
|
|
|
|
.Case("ne", ARMCC::NE)
|
|
|
|
.Case("hs", ARMCC::HS)
|
|
|
|
.Case("cs", ARMCC::HS)
|
|
|
|
.Case("lo", ARMCC::LO)
|
|
|
|
.Case("cc", ARMCC::LO)
|
|
|
|
.Case("mi", ARMCC::MI)
|
|
|
|
.Case("pl", ARMCC::PL)
|
|
|
|
.Case("vs", ARMCC::VS)
|
|
|
|
.Case("vc", ARMCC::VC)
|
|
|
|
.Case("hi", ARMCC::HI)
|
|
|
|
.Case("ls", ARMCC::LS)
|
|
|
|
.Case("ge", ARMCC::GE)
|
|
|
|
.Case("lt", ARMCC::LT)
|
|
|
|
.Case("gt", ARMCC::GT)
|
|
|
|
.Case("le", ARMCC::LE)
|
|
|
|
.Case("al", ARMCC::AL)
|
|
|
|
.Default(~0U);
|
|
|
|
if (CC != ~0U) {
|
|
|
|
Mnemonic = Mnemonic.slice(0, Mnemonic.size() - 2);
|
|
|
|
PredicationCode = CC;
|
|
|
|
}
|
2010-10-29 23:50:21 +00:00
|
|
|
}
|
2010-08-11 06:37:20 +00:00
|
|
|
|
2011-01-11 15:59:50 +00:00
|
|
|
// Next, determine if we have a carry setting bit. We explicitly ignore all
|
|
|
|
// the instructions we know end in 's'.
|
|
|
|
if (Mnemonic.endswith("s") &&
|
2011-08-17 22:49:09 +00:00
|
|
|
!(Mnemonic == "cps" || Mnemonic == "mls" ||
|
2011-07-19 20:10:31 +00:00
|
|
|
Mnemonic == "mrs" || Mnemonic == "smmls" || Mnemonic == "vabs" ||
|
|
|
|
Mnemonic == "vcls" || Mnemonic == "vmls" || Mnemonic == "vmrs" ||
|
|
|
|
Mnemonic == "vnmls" || Mnemonic == "vqabs" || Mnemonic == "vrecps" ||
|
2011-07-29 20:26:09 +00:00
|
|
|
Mnemonic == "vrsqrts" || Mnemonic == "srs" ||
|
|
|
|
(Mnemonic == "movs" && isThumb()))) {
|
2011-01-11 15:59:50 +00:00
|
|
|
Mnemonic = Mnemonic.slice(0, Mnemonic.size() - 1);
|
|
|
|
CarrySetting = true;
|
|
|
|
}
|
|
|
|
|
2011-02-14 13:09:44 +00:00
|
|
|
// The "cps" instruction can have a interrupt mode operand which is glued into
|
|
|
|
// the mnemonic. Check if this is the case, split it and parse the imod op
|
|
|
|
if (Mnemonic.startswith("cps")) {
|
|
|
|
// Split out any imod code.
|
|
|
|
unsigned IMod =
|
|
|
|
StringSwitch<unsigned>(Mnemonic.substr(Mnemonic.size()-2, 2))
|
|
|
|
.Case("ie", ARM_PROC::IE)
|
|
|
|
.Case("id", ARM_PROC::ID)
|
|
|
|
.Default(~0U);
|
|
|
|
if (IMod != ~0U) {
|
|
|
|
Mnemonic = Mnemonic.slice(0, Mnemonic.size()-2);
|
|
|
|
ProcessorIMod = IMod;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2011-01-11 15:59:50 +00:00
|
|
|
return Mnemonic;
|
|
|
|
}
|
2011-01-11 15:59:53 +00:00
|
|
|
|
|
|
|
/// \brief Given a canonical mnemonic, determine if the instruction ever allows
|
|
|
|
/// inclusion of carry set or predication code operands.
|
|
|
|
//
|
|
|
|
// FIXME: It would be nice to autogen this.
|
2011-01-18 20:55:11 +00:00
|
|
|
void ARMAsmParser::
|
2011-07-26 17:10:22 +00:00
|
|
|
getMnemonicAcceptInfo(StringRef Mnemonic, bool &CanAcceptCarrySet,
|
2011-01-18 20:55:11 +00:00
|
|
|
bool &CanAcceptPredicationCode) {
|
2011-01-11 19:06:29 +00:00
|
|
|
if (Mnemonic == "and" || Mnemonic == "lsl" || Mnemonic == "lsr" ||
|
|
|
|
Mnemonic == "rrx" || Mnemonic == "ror" || Mnemonic == "sub" ||
|
|
|
|
Mnemonic == "smull" || Mnemonic == "add" || Mnemonic == "adc" ||
|
|
|
|
Mnemonic == "mul" || Mnemonic == "bic" || Mnemonic == "asr" ||
|
2011-05-27 23:46:09 +00:00
|
|
|
Mnemonic == "umlal" || Mnemonic == "orr" || Mnemonic == "mvn" ||
|
2011-01-11 19:06:29 +00:00
|
|
|
Mnemonic == "rsb" || Mnemonic == "rsc" || Mnemonic == "orn" ||
|
|
|
|
Mnemonic == "sbc" || Mnemonic == "mla" || Mnemonic == "umull" ||
|
2011-08-19 22:51:03 +00:00
|
|
|
Mnemonic == "eor" || Mnemonic == "smlal" || Mnemonic == "neg" ||
|
2011-08-16 22:20:01 +00:00
|
|
|
// FIXME: We need a better way. This really confused Thumb2
|
|
|
|
// parsing for 'mov'.
|
2011-07-08 01:53:10 +00:00
|
|
|
(Mnemonic == "mov" && !isThumbOne())) {
|
2011-01-11 19:06:29 +00:00
|
|
|
CanAcceptCarrySet = true;
|
|
|
|
} else {
|
|
|
|
CanAcceptCarrySet = false;
|
|
|
|
}
|
2011-01-11 15:59:53 +00:00
|
|
|
|
2011-01-11 19:06:29 +00:00
|
|
|
if (Mnemonic == "cbnz" || Mnemonic == "setend" || Mnemonic == "dmb" ||
|
|
|
|
Mnemonic == "cps" || Mnemonic == "mcr2" || Mnemonic == "it" ||
|
|
|
|
Mnemonic == "mcrr2" || Mnemonic == "cbz" || Mnemonic == "cdp2" ||
|
|
|
|
Mnemonic == "trap" || Mnemonic == "mrc2" || Mnemonic == "mrrc2" ||
|
2011-07-19 20:10:31 +00:00
|
|
|
Mnemonic == "dsb" || Mnemonic == "isb" || Mnemonic == "clrex" ||
|
2011-07-22 17:44:50 +00:00
|
|
|
Mnemonic == "setend" ||
|
2011-08-19 23:24:36 +00:00
|
|
|
(Mnemonic == "nop" && isThumbOne()) ||
|
2011-07-28 23:22:41 +00:00
|
|
|
((Mnemonic == "pld" || Mnemonic == "pli") && !isThumb()) ||
|
2011-07-29 20:26:09 +00:00
|
|
|
((Mnemonic.startswith("rfe") || Mnemonic.startswith("srs"))
|
|
|
|
&& !isThumb()) ||
|
2011-07-19 20:10:31 +00:00
|
|
|
Mnemonic.startswith("cps") || (Mnemonic == "movs" && isThumb())) {
|
2011-01-11 15:59:53 +00:00
|
|
|
CanAcceptPredicationCode = false;
|
|
|
|
} else {
|
|
|
|
CanAcceptPredicationCode = true;
|
|
|
|
}
|
2011-01-20 16:35:57 +00:00
|
|
|
|
2011-07-08 01:53:10 +00:00
|
|
|
if (isThumb())
|
2011-01-20 16:35:57 +00:00
|
|
|
if (Mnemonic == "bkpt" || Mnemonic == "mcr" || Mnemonic == "mcrr" ||
|
2011-06-30 22:10:46 +00:00
|
|
|
Mnemonic == "mrc" || Mnemonic == "mrrc" || Mnemonic == "cdp")
|
2011-01-20 16:35:57 +00:00
|
|
|
CanAcceptPredicationCode = false;
|
2011-01-10 12:24:52 +00:00
|
|
|
}
|
|
|
|
|
2011-08-16 21:12:37 +00:00
|
|
|
bool ARMAsmParser::shouldOmitCCOutOperand(StringRef Mnemonic,
|
|
|
|
SmallVectorImpl<MCParsedAsmOperand*> &Operands) {
|
|
|
|
|
|
|
|
// The 'mov' mnemonic is special. One variant has a cc_out operand, while
|
|
|
|
// another does not. Specifically, the MOVW instruction does not. So we
|
|
|
|
// special case it here and remove the defaulted (non-setting) cc_out
|
|
|
|
// operand if that's the instruction we're trying to match.
|
|
|
|
//
|
|
|
|
// We do this as post-processing of the explicit operands rather than just
|
|
|
|
// conditionally adding the cc_out in the first place because we need
|
|
|
|
// to check the type of the parsed immediate operand.
|
|
|
|
if (Mnemonic == "mov" && Operands.size() > 4 &&
|
|
|
|
!static_cast<ARMOperand*>(Operands[4])->isARMSOImm() &&
|
|
|
|
static_cast<ARMOperand*>(Operands[4])->isImm0_65535Expr() &&
|
|
|
|
static_cast<ARMOperand*>(Operands[1])->getReg() == 0)
|
|
|
|
return true;
|
2011-08-16 21:34:08 +00:00
|
|
|
|
|
|
|
// Register-register 'add' for thumb does not have a cc_out operand
|
|
|
|
// when there are only two register operands.
|
|
|
|
if (isThumb() && Mnemonic == "add" && Operands.size() == 5 &&
|
|
|
|
static_cast<ARMOperand*>(Operands[3])->isReg() &&
|
|
|
|
static_cast<ARMOperand*>(Operands[4])->isReg() &&
|
|
|
|
static_cast<ARMOperand*>(Operands[1])->getReg() == 0)
|
|
|
|
return true;
|
|
|
|
|
2011-08-16 21:12:37 +00:00
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
2011-01-10 12:24:52 +00:00
|
|
|
/// Parse an arm instruction mnemonic followed by its operands.
|
|
|
|
bool ARMAsmParser::ParseInstruction(StringRef Name, SMLoc NameLoc,
|
|
|
|
SmallVectorImpl<MCParsedAsmOperand*> &Operands) {
|
|
|
|
// Create the leading tokens for the mnemonic, split by '.' characters.
|
|
|
|
size_t Start = 0, Next = Name.find('.');
|
2011-07-19 19:13:28 +00:00
|
|
|
StringRef Mnemonic = Name.slice(Start, Next);
|
2011-01-10 12:24:52 +00:00
|
|
|
|
2011-01-11 15:59:50 +00:00
|
|
|
// Split out the predication code and carry setting flag from the mnemonic.
|
|
|
|
unsigned PredicationCode;
|
2011-02-14 13:09:44 +00:00
|
|
|
unsigned ProcessorIMod;
|
2011-01-11 15:59:50 +00:00
|
|
|
bool CarrySetting;
|
2011-07-26 17:10:22 +00:00
|
|
|
Mnemonic = splitMnemonic(Mnemonic, PredicationCode, CarrySetting,
|
2011-07-22 17:44:50 +00:00
|
|
|
ProcessorIMod);
|
2011-01-10 12:24:52 +00:00
|
|
|
|
2011-07-19 19:13:28 +00:00
|
|
|
Operands.push_back(ARMOperand::CreateToken(Mnemonic, NameLoc));
|
|
|
|
|
|
|
|
// FIXME: This is all a pretty gross hack. We should automatically handle
|
|
|
|
// optional operands like this via tblgen.
|
2010-11-21 10:56:05 +00:00
|
|
|
|
2011-01-11 15:59:53 +00:00
|
|
|
// Next, add the CCOut and ConditionCode operands, if needed.
|
|
|
|
//
|
|
|
|
// For mnemonics which can ever incorporate a carry setting bit or predication
|
|
|
|
// code, our matching model involves us always generating CCOut and
|
|
|
|
// ConditionCode operands to match the mnemonic "as written" and then we let
|
|
|
|
// the matcher deal with finding the right instruction or generating an
|
|
|
|
// appropriate error.
|
|
|
|
bool CanAcceptCarrySet, CanAcceptPredicationCode;
|
2011-07-26 17:10:22 +00:00
|
|
|
getMnemonicAcceptInfo(Mnemonic, CanAcceptCarrySet, CanAcceptPredicationCode);
|
2011-01-11 15:59:53 +00:00
|
|
|
|
2011-07-14 22:04:21 +00:00
|
|
|
// If we had a carry-set on an instruction that can't do that, issue an
|
|
|
|
// error.
|
|
|
|
if (!CanAcceptCarrySet && CarrySetting) {
|
|
|
|
Parser.EatToEndOfStatement();
|
2011-07-19 19:13:28 +00:00
|
|
|
return Error(NameLoc, "instruction '" + Mnemonic +
|
2011-07-14 22:04:21 +00:00
|
|
|
"' can not set flags, but 's' suffix specified");
|
|
|
|
}
|
2011-07-22 17:44:50 +00:00
|
|
|
// If we had a predication code on an instruction that can't do that, issue an
|
|
|
|
// error.
|
|
|
|
if (!CanAcceptPredicationCode && PredicationCode != ARMCC::AL) {
|
|
|
|
Parser.EatToEndOfStatement();
|
|
|
|
return Error(NameLoc, "instruction '" + Mnemonic +
|
|
|
|
"' is not predicable, but condition code specified");
|
|
|
|
}
|
2011-07-14 22:04:21 +00:00
|
|
|
|
2011-01-11 15:59:53 +00:00
|
|
|
// Add the carry setting operand, if necessary.
|
|
|
|
//
|
|
|
|
// FIXME: It would be awesome if we could somehow invent a location such that
|
|
|
|
// match errors on this operand would print a nice diagnostic about how the
|
|
|
|
// 's' character in the mnemonic resulted in a CCOut operand.
|
2011-07-14 22:04:21 +00:00
|
|
|
if (CanAcceptCarrySet)
|
2011-01-11 15:59:53 +00:00
|
|
|
Operands.push_back(ARMOperand::CreateCCOut(CarrySetting ? ARM::CPSR : 0,
|
|
|
|
NameLoc));
|
|
|
|
|
|
|
|
// Add the predication code operand, if necessary.
|
|
|
|
if (CanAcceptPredicationCode) {
|
|
|
|
Operands.push_back(ARMOperand::CreateCondCode(
|
|
|
|
ARMCC::CondCodes(PredicationCode), NameLoc));
|
2011-01-10 12:24:52 +00:00
|
|
|
}
|
2010-08-11 06:37:20 +00:00
|
|
|
|
2011-02-14 13:09:44 +00:00
|
|
|
// Add the processor imod operand, if necessary.
|
|
|
|
if (ProcessorIMod) {
|
|
|
|
Operands.push_back(ARMOperand::CreateImm(
|
|
|
|
MCConstantExpr::Create(ProcessorIMod, getContext()),
|
|
|
|
NameLoc, NameLoc));
|
|
|
|
} else {
|
|
|
|
// This mnemonic can't ever accept a imod, but the user wrote
|
|
|
|
// one (or misspelled another mnemonic).
|
|
|
|
|
|
|
|
// FIXME: Issue a nice error.
|
|
|
|
}
|
|
|
|
|
2010-08-11 06:37:20 +00:00
|
|
|
// Add the remaining tokens in the mnemonic.
|
2010-08-11 06:37:16 +00:00
|
|
|
while (Next != StringRef::npos) {
|
|
|
|
Start = Next;
|
|
|
|
Next = Name.find('.', Start + 1);
|
2011-02-14 13:09:44 +00:00
|
|
|
StringRef ExtraToken = Name.slice(Start, Next);
|
2009-10-06 22:26:42 +00:00
|
|
|
|
2011-02-14 13:09:44 +00:00
|
|
|
Operands.push_back(ARMOperand::CreateToken(ExtraToken, NameLoc));
|
2010-08-11 06:37:16 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
// Read the remaining operands.
|
|
|
|
if (getLexer().isNot(AsmToken::EndOfStatement)) {
|
2009-10-06 22:26:42 +00:00
|
|
|
// Read the first operand.
|
2011-07-26 17:10:22 +00:00
|
|
|
if (parseOperand(Operands, Mnemonic)) {
|
2010-09-11 16:18:25 +00:00
|
|
|
Parser.EatToEndOfStatement();
|
|
|
|
return true;
|
|
|
|
}
|
2009-10-06 22:26:42 +00:00
|
|
|
|
|
|
|
while (getLexer().is(AsmToken::Comma)) {
|
2010-01-19 20:27:46 +00:00
|
|
|
Parser.Lex(); // Eat the comma.
|
2009-10-06 22:26:42 +00:00
|
|
|
|
|
|
|
// Parse and remember the operand.
|
2011-07-26 17:10:22 +00:00
|
|
|
if (parseOperand(Operands, Mnemonic)) {
|
2010-09-11 16:18:25 +00:00
|
|
|
Parser.EatToEndOfStatement();
|
|
|
|
return true;
|
|
|
|
}
|
2009-10-06 22:26:42 +00:00
|
|
|
}
|
|
|
|
}
|
2010-10-29 14:46:02 +00:00
|
|
|
|
2010-09-11 16:18:25 +00:00
|
|
|
if (getLexer().isNot(AsmToken::EndOfStatement)) {
|
|
|
|
Parser.EatToEndOfStatement();
|
2010-09-08 05:10:46 +00:00
|
|
|
return TokError("unexpected token in argument list");
|
2010-09-11 16:18:25 +00:00
|
|
|
}
|
2010-11-06 21:42:12 +00:00
|
|
|
|
2010-09-08 05:10:46 +00:00
|
|
|
Parser.Lex(); // Consume the EndOfStatement
|
2011-07-19 19:13:28 +00:00
|
|
|
|
2011-08-16 21:12:37 +00:00
|
|
|
// Some instructions, mostly Thumb, have forms for the same mnemonic that
|
|
|
|
// do and don't have a cc_out optional-def operand. With some spot-checks
|
|
|
|
// of the operand list, we can figure out which variant we're trying to
|
|
|
|
// parse and adjust accordingly before actually matching. Reason number
|
|
|
|
// #317 the table driven matcher doesn't fit well with the ARM instruction
|
|
|
|
// set.
|
|
|
|
if (shouldOmitCCOutOperand(Mnemonic, Operands)) {
|
2011-07-19 19:13:28 +00:00
|
|
|
ARMOperand *Op = static_cast<ARMOperand*>(Operands[1]);
|
|
|
|
Operands.erase(Operands.begin() + 1);
|
|
|
|
delete Op;
|
|
|
|
}
|
|
|
|
|
2011-07-28 21:57:55 +00:00
|
|
|
// ARM mode 'blx' need special handling, as the register operand version
|
|
|
|
// is predicable, but the label operand version is not. So, we can't rely
|
|
|
|
// on the Mnemonic based checking to correctly figure out when to put
|
|
|
|
// a CondCode operand in the list. If we're trying to match the label
|
|
|
|
// version, remove the CondCode operand here.
|
|
|
|
if (!isThumb() && Mnemonic == "blx" && Operands.size() == 3 &&
|
|
|
|
static_cast<ARMOperand*>(Operands[2])->isImm()) {
|
|
|
|
ARMOperand *Op = static_cast<ARMOperand*>(Operands[1]);
|
|
|
|
Operands.erase(Operands.begin() + 1);
|
|
|
|
delete Op;
|
|
|
|
}
|
2011-08-11 23:51:13 +00:00
|
|
|
|
|
|
|
// The vector-compare-to-zero instructions have a literal token "#0" at
|
|
|
|
// the end that comes to here as an immediate operand. Convert it to a
|
|
|
|
// token to play nicely with the matcher.
|
|
|
|
if ((Mnemonic == "vceq" || Mnemonic == "vcge" || Mnemonic == "vcgt" ||
|
|
|
|
Mnemonic == "vcle" || Mnemonic == "vclt") && Operands.size() == 6 &&
|
|
|
|
static_cast<ARMOperand*>(Operands[5])->isImm()) {
|
|
|
|
ARMOperand *Op = static_cast<ARMOperand*>(Operands[5]);
|
|
|
|
const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(Op->getImm());
|
|
|
|
if (CE && CE->getValue() == 0) {
|
|
|
|
Operands.erase(Operands.begin() + 5);
|
|
|
|
Operands.push_back(ARMOperand::CreateToken("#0", Op->getStartLoc()));
|
|
|
|
delete Op;
|
|
|
|
}
|
|
|
|
}
|
2010-01-14 22:21:20 +00:00
|
|
|
return false;
|
2009-09-15 00:27:25 +00:00
|
|
|
}
|
|
|
|
|
2011-07-26 18:25:39 +00:00
|
|
|
// Validate context-sensitive operand constraints.
|
|
|
|
// FIXME: We would really like to be able to tablegen'erate this.
|
|
|
|
bool ARMAsmParser::
|
|
|
|
validateInstruction(MCInst &Inst,
|
|
|
|
const SmallVectorImpl<MCParsedAsmOperand*> &Operands) {
|
|
|
|
switch (Inst.getOpcode()) {
|
2011-08-10 20:29:19 +00:00
|
|
|
case ARM::LDRD:
|
|
|
|
case ARM::LDRD_PRE:
|
|
|
|
case ARM::LDRD_POST:
|
2011-07-26 18:25:39 +00:00
|
|
|
case ARM::LDREXD: {
|
|
|
|
// Rt2 must be Rt + 1.
|
|
|
|
unsigned Rt = getARMRegisterNumbering(Inst.getOperand(0).getReg());
|
|
|
|
unsigned Rt2 = getARMRegisterNumbering(Inst.getOperand(1).getReg());
|
|
|
|
if (Rt2 != Rt + 1)
|
|
|
|
return Error(Operands[3]->getStartLoc(),
|
|
|
|
"destination operands must be sequential");
|
|
|
|
return false;
|
|
|
|
}
|
2011-08-11 20:28:23 +00:00
|
|
|
case ARM::STRD: {
|
|
|
|
// Rt2 must be Rt + 1.
|
|
|
|
unsigned Rt = getARMRegisterNumbering(Inst.getOperand(0).getReg());
|
|
|
|
unsigned Rt2 = getARMRegisterNumbering(Inst.getOperand(1).getReg());
|
|
|
|
if (Rt2 != Rt + 1)
|
|
|
|
return Error(Operands[3]->getStartLoc(),
|
|
|
|
"source operands must be sequential");
|
|
|
|
return false;
|
|
|
|
}
|
2011-08-10 20:49:18 +00:00
|
|
|
case ARM::STRD_PRE:
|
|
|
|
case ARM::STRD_POST:
|
2011-07-26 18:25:39 +00:00
|
|
|
case ARM::STREXD: {
|
|
|
|
// Rt2 must be Rt + 1.
|
|
|
|
unsigned Rt = getARMRegisterNumbering(Inst.getOperand(1).getReg());
|
|
|
|
unsigned Rt2 = getARMRegisterNumbering(Inst.getOperand(2).getReg());
|
|
|
|
if (Rt2 != Rt + 1)
|
2011-08-11 20:28:23 +00:00
|
|
|
return Error(Operands[3]->getStartLoc(),
|
2011-07-26 18:25:39 +00:00
|
|
|
"source operands must be sequential");
|
|
|
|
return false;
|
|
|
|
}
|
2011-07-27 21:09:25 +00:00
|
|
|
case ARM::SBFX:
|
|
|
|
case ARM::UBFX: {
|
|
|
|
// width must be in range [1, 32-lsb]
|
|
|
|
unsigned lsb = Inst.getOperand(2).getImm();
|
|
|
|
unsigned widthm1 = Inst.getOperand(3).getImm();
|
|
|
|
if (widthm1 >= 32 - lsb)
|
|
|
|
return Error(Operands[5]->getStartLoc(),
|
|
|
|
"bitfield width must be in range [1,32-lsb]");
|
2011-08-16 21:42:31 +00:00
|
|
|
return false;
|
2011-07-27 21:09:25 +00:00
|
|
|
}
|
2011-08-18 21:50:53 +00:00
|
|
|
case ARM::tLDMIA: {
|
|
|
|
// Thumb LDM instructions are writeback iff the base register is not
|
|
|
|
// in the register list.
|
|
|
|
unsigned Rn = Inst.getOperand(0).getReg();
|
2011-08-22 23:01:07 +00:00
|
|
|
bool hasWritebackToken =
|
|
|
|
(static_cast<ARMOperand*>(Operands[3])->isToken() &&
|
|
|
|
static_cast<ARMOperand*>(Operands[3])->getToken() == "!");
|
2011-08-18 21:50:53 +00:00
|
|
|
bool doesWriteback = true;
|
|
|
|
for (unsigned i = 3; i < Inst.getNumOperands(); ++i) {
|
|
|
|
unsigned Reg = Inst.getOperand(i).getReg();
|
|
|
|
if (Reg == Rn)
|
|
|
|
doesWriteback = false;
|
|
|
|
// Anything other than a low register isn't legal here.
|
2011-08-19 17:57:22 +00:00
|
|
|
if (!isARMLowRegister(Reg))
|
2011-08-22 23:01:07 +00:00
|
|
|
return Error(Operands[3 + hasWritebackToken]->getStartLoc(),
|
2011-08-18 21:50:53 +00:00
|
|
|
"registers must be in range r0-r7");
|
|
|
|
}
|
|
|
|
// If we should have writeback, then there should be a '!' token.
|
2011-08-22 23:01:07 +00:00
|
|
|
if (doesWriteback && !hasWritebackToken)
|
2011-08-18 21:50:53 +00:00
|
|
|
return Error(Operands[2]->getStartLoc(),
|
|
|
|
"writeback operator '!' expected");
|
2011-08-22 23:01:07 +00:00
|
|
|
// Likewise, if we should not have writeback, there must not be a '!'
|
|
|
|
if (!doesWriteback && hasWritebackToken)
|
|
|
|
return Error(Operands[3]->getStartLoc(),
|
|
|
|
"writeback operator '!' not allowed when base register "
|
|
|
|
"in register list");
|
2011-08-18 21:50:53 +00:00
|
|
|
|
|
|
|
break;
|
|
|
|
}
|
2011-08-22 23:17:34 +00:00
|
|
|
case ARM::tPOP: {
|
|
|
|
for (unsigned i = 2; i < Inst.getNumOperands(); ++i) {
|
|
|
|
unsigned Reg = Inst.getOperand(i).getReg();
|
|
|
|
// Anything other than a low register isn't legal here.
|
|
|
|
if (!isARMLowRegister(Reg) && Reg != ARM::PC)
|
|
|
|
return Error(Operands[2]->getStartLoc(),
|
|
|
|
"registers must be in range r0-r7 or pc");
|
|
|
|
}
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
case ARM::tPUSH: {
|
|
|
|
for (unsigned i = 2; i < Inst.getNumOperands(); ++i) {
|
|
|
|
unsigned Reg = Inst.getOperand(i).getReg();
|
|
|
|
// Anything other than a low register isn't legal here.
|
|
|
|
if (!isARMLowRegister(Reg) && Reg != ARM::LR)
|
|
|
|
return Error(Operands[2]->getStartLoc(),
|
|
|
|
"registers must be in range r0-r7 or lr");
|
|
|
|
}
|
|
|
|
break;
|
|
|
|
}
|
2011-07-26 18:25:39 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
2011-08-11 17:35:48 +00:00
|
|
|
void ARMAsmParser::
|
|
|
|
processInstruction(MCInst &Inst,
|
|
|
|
const SmallVectorImpl<MCParsedAsmOperand*> &Operands) {
|
|
|
|
switch (Inst.getOpcode()) {
|
|
|
|
case ARM::LDMIA_UPD:
|
|
|
|
// If this is a load of a single register via a 'pop', then we should use
|
|
|
|
// a post-indexed LDR instruction instead, per the ARM ARM.
|
|
|
|
if (static_cast<ARMOperand*>(Operands[0])->getToken() == "pop" &&
|
|
|
|
Inst.getNumOperands() == 5) {
|
|
|
|
MCInst TmpInst;
|
|
|
|
TmpInst.setOpcode(ARM::LDR_POST_IMM);
|
|
|
|
TmpInst.addOperand(Inst.getOperand(4)); // Rt
|
|
|
|
TmpInst.addOperand(Inst.getOperand(0)); // Rn_wb
|
|
|
|
TmpInst.addOperand(Inst.getOperand(1)); // Rn
|
|
|
|
TmpInst.addOperand(MCOperand::CreateReg(0)); // am2offset
|
|
|
|
TmpInst.addOperand(MCOperand::CreateImm(4));
|
|
|
|
TmpInst.addOperand(Inst.getOperand(2)); // CondCode
|
|
|
|
TmpInst.addOperand(Inst.getOperand(3));
|
|
|
|
Inst = TmpInst;
|
|
|
|
}
|
|
|
|
break;
|
2011-08-11 18:07:11 +00:00
|
|
|
case ARM::STMDB_UPD:
|
|
|
|
// If this is a store of a single register via a 'push', then we should use
|
|
|
|
// a pre-indexed STR instruction instead, per the ARM ARM.
|
|
|
|
if (static_cast<ARMOperand*>(Operands[0])->getToken() == "push" &&
|
|
|
|
Inst.getNumOperands() == 5) {
|
|
|
|
MCInst TmpInst;
|
|
|
|
TmpInst.setOpcode(ARM::STR_PRE_IMM);
|
|
|
|
TmpInst.addOperand(Inst.getOperand(0)); // Rn_wb
|
|
|
|
TmpInst.addOperand(Inst.getOperand(4)); // Rt
|
|
|
|
TmpInst.addOperand(Inst.getOperand(1)); // addrmode_imm12
|
|
|
|
TmpInst.addOperand(MCOperand::CreateImm(-4));
|
|
|
|
TmpInst.addOperand(Inst.getOperand(2)); // CondCode
|
|
|
|
TmpInst.addOperand(Inst.getOperand(3));
|
|
|
|
Inst = TmpInst;
|
|
|
|
}
|
|
|
|
break;
|
2011-08-16 23:57:34 +00:00
|
|
|
case ARM::tADDi8:
|
|
|
|
// If the immediate is in the range 0-7, we really wanted tADDi3.
|
|
|
|
if (Inst.getOperand(3).getImm() < 8)
|
|
|
|
Inst.setOpcode(ARM::tADDi3);
|
|
|
|
break;
|
2011-08-17 22:57:40 +00:00
|
|
|
case ARM::tBcc:
|
|
|
|
// If the conditional is AL, we really want tB.
|
|
|
|
if (Inst.getOperand(1).getImm() == ARMCC::AL)
|
|
|
|
Inst.setOpcode(ARM::tB);
|
2011-08-18 16:08:39 +00:00
|
|
|
break;
|
2011-08-11 17:35:48 +00:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2011-08-16 20:45:50 +00:00
|
|
|
// FIXME: We would really prefer to have MCInstrInfo (the wrapper around
|
|
|
|
// the ARMInsts array) instead. Getting that here requires awkward
|
|
|
|
// API changes, though. Better way?
|
|
|
|
namespace llvm {
|
|
|
|
extern MCInstrDesc ARMInsts[];
|
|
|
|
}
|
|
|
|
static MCInstrDesc &getInstDesc(unsigned Opcode) {
|
|
|
|
return ARMInsts[Opcode];
|
|
|
|
}
|
|
|
|
|
|
|
|
unsigned ARMAsmParser::checkTargetMatchPredicate(MCInst &Inst) {
|
|
|
|
// 16-bit thumb arithmetic instructions either require or preclude the 'S'
|
|
|
|
// suffix depending on whether they're in an IT block or not.
|
2011-08-16 22:20:01 +00:00
|
|
|
unsigned Opc = Inst.getOpcode();
|
|
|
|
MCInstrDesc &MCID = getInstDesc(Opc);
|
2011-08-16 20:45:50 +00:00
|
|
|
if (MCID.TSFlags & ARMII::ThumbArithFlagSetting) {
|
|
|
|
assert(MCID.hasOptionalDef() &&
|
|
|
|
"optionally flag setting instruction missing optional def operand");
|
|
|
|
assert(MCID.NumOperands == Inst.getNumOperands() &&
|
|
|
|
"operand count mismatch!");
|
|
|
|
// Find the optional-def operand (cc_out).
|
|
|
|
unsigned OpNo;
|
|
|
|
for (OpNo = 0;
|
|
|
|
!MCID.OpInfo[OpNo].isOptionalDef() && OpNo < MCID.NumOperands;
|
|
|
|
++OpNo)
|
|
|
|
;
|
|
|
|
// If we're parsing Thumb1, reject it completely.
|
|
|
|
if (isThumbOne() && Inst.getOperand(OpNo).getReg() != ARM::CPSR)
|
|
|
|
return Match_MnemonicFail;
|
|
|
|
// If we're parsing Thumb2, which form is legal depends on whether we're
|
|
|
|
// in an IT block.
|
|
|
|
// FIXME: We don't yet do IT blocks, so just always consider it to be
|
|
|
|
// that we aren't in one until we do.
|
|
|
|
if (isThumbTwo() && Inst.getOperand(OpNo).getReg() != ARM::CPSR)
|
|
|
|
return Match_RequiresITBlock;
|
|
|
|
}
|
2011-08-16 22:20:01 +00:00
|
|
|
// Some high-register supporting Thumb1 encodings only allow both registers
|
|
|
|
// to be from r0-r7 when in Thumb2.
|
|
|
|
else if (Opc == ARM::tADDhirr && isThumbOne() &&
|
|
|
|
isARMLowRegister(Inst.getOperand(1).getReg()) &&
|
|
|
|
isARMLowRegister(Inst.getOperand(2).getReg()))
|
|
|
|
return Match_RequiresThumb2;
|
|
|
|
// Others only require ARMv6 or later.
|
2011-08-19 20:46:54 +00:00
|
|
|
else if (Opc == ARM::tMOVr && isThumbOne() && !hasV6Ops() &&
|
2011-08-16 22:20:01 +00:00
|
|
|
isARMLowRegister(Inst.getOperand(0).getReg()) &&
|
|
|
|
isARMLowRegister(Inst.getOperand(1).getReg()))
|
|
|
|
return Match_RequiresV6;
|
2011-08-16 20:45:50 +00:00
|
|
|
return Match_Success;
|
|
|
|
}
|
|
|
|
|
2010-10-28 21:28:01 +00:00
|
|
|
bool ARMAsmParser::
|
|
|
|
MatchAndEmitInstruction(SMLoc IDLoc,
|
|
|
|
SmallVectorImpl<MCParsedAsmOperand*> &Operands,
|
|
|
|
MCStreamer &Out) {
|
|
|
|
MCInst Inst;
|
|
|
|
unsigned ErrorInfo;
|
2011-08-15 23:03:29 +00:00
|
|
|
unsigned MatchResult;
|
2010-12-09 19:19:43 +00:00
|
|
|
MatchResult = MatchInstructionImpl(Operands, Inst, ErrorInfo);
|
|
|
|
switch (MatchResult) {
|
2011-08-15 23:03:29 +00:00
|
|
|
default: break;
|
2010-10-28 21:41:58 +00:00
|
|
|
case Match_Success:
|
2011-07-26 18:25:39 +00:00
|
|
|
// Context sensitive operand constraints aren't handled by the matcher,
|
|
|
|
// so check them here.
|
|
|
|
if (validateInstruction(Inst, Operands))
|
|
|
|
return true;
|
|
|
|
|
2011-08-11 17:35:48 +00:00
|
|
|
// Some instructions need post-processing to, for example, tweak which
|
|
|
|
// encoding is selected.
|
|
|
|
processInstruction(Inst, Operands);
|
|
|
|
|
2010-10-28 21:28:01 +00:00
|
|
|
Out.EmitInstruction(Inst);
|
|
|
|
return false;
|
2010-10-28 21:41:58 +00:00
|
|
|
case Match_MissingFeature:
|
|
|
|
Error(IDLoc, "instruction requires a CPU feature not currently enabled");
|
|
|
|
return true;
|
|
|
|
case Match_InvalidOperand: {
|
|
|
|
SMLoc ErrorLoc = IDLoc;
|
|
|
|
if (ErrorInfo != ~0U) {
|
|
|
|
if (ErrorInfo >= Operands.size())
|
|
|
|
return Error(IDLoc, "too few operands for instruction");
|
2010-10-29 14:46:02 +00:00
|
|
|
|
2010-10-28 21:41:58 +00:00
|
|
|
ErrorLoc = ((ARMOperand*)Operands[ErrorInfo])->getStartLoc();
|
|
|
|
if (ErrorLoc == SMLoc()) ErrorLoc = IDLoc;
|
|
|
|
}
|
2010-10-29 14:46:02 +00:00
|
|
|
|
2010-10-28 21:41:58 +00:00
|
|
|
return Error(ErrorLoc, "invalid operand for instruction");
|
|
|
|
}
|
|
|
|
case Match_MnemonicFail:
|
2011-08-16 20:45:50 +00:00
|
|
|
return Error(IDLoc, "invalid instruction");
|
2011-02-04 17:12:23 +00:00
|
|
|
case Match_ConversionFail:
|
2011-08-19 22:07:46 +00:00
|
|
|
// The converter function will have already emited a diagnostic.
|
|
|
|
return true;
|
2011-08-16 20:45:50 +00:00
|
|
|
case Match_RequiresITBlock:
|
|
|
|
return Error(IDLoc, "instruction only valid inside IT block");
|
2011-08-16 22:20:01 +00:00
|
|
|
case Match_RequiresV6:
|
|
|
|
return Error(IDLoc, "instruction variant requires ARMv6 or later");
|
|
|
|
case Match_RequiresThumb2:
|
|
|
|
return Error(IDLoc, "instruction variant requires Thumb2");
|
2010-10-28 21:28:01 +00:00
|
|
|
}
|
2010-10-29 14:46:02 +00:00
|
|
|
|
2010-10-29 09:26:59 +00:00
|
|
|
llvm_unreachable("Implement any new match types added!");
|
2010-11-06 21:42:12 +00:00
|
|
|
return true;
|
2010-10-28 21:28:01 +00:00
|
|
|
}
|
|
|
|
|
2011-07-26 17:10:22 +00:00
|
|
|
/// parseDirective parses the arm specific directives
|
2009-09-15 00:27:25 +00:00
|
|
|
bool ARMAsmParser::ParseDirective(AsmToken DirectiveID) {
|
|
|
|
StringRef IDVal = DirectiveID.getIdentifier();
|
|
|
|
if (IDVal == ".word")
|
2011-07-26 17:10:22 +00:00
|
|
|
return parseDirectiveWord(4, DirectiveID.getLoc());
|
2009-10-15 20:48:48 +00:00
|
|
|
else if (IDVal == ".thumb")
|
2011-07-26 17:10:22 +00:00
|
|
|
return parseDirectiveThumb(DirectiveID.getLoc());
|
2009-10-15 20:48:48 +00:00
|
|
|
else if (IDVal == ".thumb_func")
|
2011-07-26 17:10:22 +00:00
|
|
|
return parseDirectiveThumbFunc(DirectiveID.getLoc());
|
2009-10-15 20:48:48 +00:00
|
|
|
else if (IDVal == ".code")
|
2011-07-26 17:10:22 +00:00
|
|
|
return parseDirectiveCode(DirectiveID.getLoc());
|
2009-10-15 20:48:48 +00:00
|
|
|
else if (IDVal == ".syntax")
|
2011-07-26 17:10:22 +00:00
|
|
|
return parseDirectiveSyntax(DirectiveID.getLoc());
|
2009-09-15 00:27:25 +00:00
|
|
|
return true;
|
|
|
|
}
|
|
|
|
|
2011-07-26 17:10:22 +00:00
|
|
|
/// parseDirectiveWord
|
2009-09-15 00:27:25 +00:00
|
|
|
/// ::= .word [ expression (, expression)* ]
|
2011-07-26 17:10:22 +00:00
|
|
|
bool ARMAsmParser::parseDirectiveWord(unsigned Size, SMLoc L) {
|
2009-09-15 00:27:25 +00:00
|
|
|
if (getLexer().isNot(AsmToken::EndOfStatement)) {
|
|
|
|
for (;;) {
|
|
|
|
const MCExpr *Value;
|
|
|
|
if (getParser().ParseExpression(Value))
|
|
|
|
return true;
|
|
|
|
|
2010-01-19 19:46:13 +00:00
|
|
|
getParser().getStreamer().EmitValue(Value, Size, 0/*addrspace*/);
|
2009-09-15 00:27:25 +00:00
|
|
|
|
|
|
|
if (getLexer().is(AsmToken::EndOfStatement))
|
|
|
|
break;
|
2010-10-29 14:46:02 +00:00
|
|
|
|
2009-09-15 00:27:25 +00:00
|
|
|
// FIXME: Improve diagnostic.
|
|
|
|
if (getLexer().isNot(AsmToken::Comma))
|
|
|
|
return Error(L, "unexpected token in directive");
|
2010-01-19 20:27:46 +00:00
|
|
|
Parser.Lex();
|
2009-09-15 00:27:25 +00:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2010-01-19 20:27:46 +00:00
|
|
|
Parser.Lex();
|
2009-09-15 00:27:25 +00:00
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
2011-07-26 17:10:22 +00:00
|
|
|
/// parseDirectiveThumb
|
2009-10-15 20:48:48 +00:00
|
|
|
/// ::= .thumb
|
2011-07-26 17:10:22 +00:00
|
|
|
bool ARMAsmParser::parseDirectiveThumb(SMLoc L) {
|
2009-10-15 20:48:48 +00:00
|
|
|
if (getLexer().isNot(AsmToken::EndOfStatement))
|
|
|
|
return Error(L, "unexpected token in directive");
|
2010-01-19 20:27:46 +00:00
|
|
|
Parser.Lex();
|
2009-10-15 20:48:48 +00:00
|
|
|
|
|
|
|
// TODO: set thumb mode
|
|
|
|
// TODO: tell the MC streamer the mode
|
|
|
|
// getParser().getStreamer().Emit???();
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
2011-07-26 17:10:22 +00:00
|
|
|
/// parseDirectiveThumbFunc
|
2009-10-15 20:48:48 +00:00
|
|
|
/// ::= .thumbfunc symbol_name
|
2011-07-26 17:10:22 +00:00
|
|
|
bool ARMAsmParser::parseDirectiveThumbFunc(SMLoc L) {
|
2011-05-16 16:17:21 +00:00
|
|
|
const MCAsmInfo &MAI = getParser().getStreamer().getContext().getAsmInfo();
|
|
|
|
bool isMachO = MAI.hasSubsectionsViaSymbols();
|
|
|
|
StringRef Name;
|
|
|
|
|
|
|
|
// Darwin asm has function name after .thumb_func direction
|
|
|
|
// ELF doesn't
|
|
|
|
if (isMachO) {
|
|
|
|
const AsmToken &Tok = Parser.getTok();
|
|
|
|
if (Tok.isNot(AsmToken::Identifier) && Tok.isNot(AsmToken::String))
|
|
|
|
return Error(L, "unexpected token in .thumb_func directive");
|
|
|
|
Name = Tok.getString();
|
|
|
|
Parser.Lex(); // Consume the identifier token.
|
|
|
|
}
|
|
|
|
|
2009-10-15 20:48:48 +00:00
|
|
|
if (getLexer().isNot(AsmToken::EndOfStatement))
|
|
|
|
return Error(L, "unexpected token in directive");
|
2010-01-19 20:27:46 +00:00
|
|
|
Parser.Lex();
|
2009-10-15 20:48:48 +00:00
|
|
|
|
2011-05-16 16:17:21 +00:00
|
|
|
// FIXME: assuming function name will be the line following .thumb_func
|
|
|
|
if (!isMachO) {
|
|
|
|
Name = Parser.getTok().getString();
|
|
|
|
}
|
|
|
|
|
2010-11-05 22:33:53 +00:00
|
|
|
// Mark symbol as a thumb symbol.
|
|
|
|
MCSymbol *Func = getParser().getContext().GetOrCreateSymbol(Name);
|
|
|
|
getParser().getStreamer().EmitThumbFunc(Func);
|
2009-10-15 20:48:48 +00:00
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
2011-07-26 17:10:22 +00:00
|
|
|
/// parseDirectiveSyntax
|
2009-10-15 20:48:48 +00:00
|
|
|
/// ::= .syntax unified | divided
|
2011-07-26 17:10:22 +00:00
|
|
|
bool ARMAsmParser::parseDirectiveSyntax(SMLoc L) {
|
2010-01-19 21:44:56 +00:00
|
|
|
const AsmToken &Tok = Parser.getTok();
|
2009-10-15 20:48:48 +00:00
|
|
|
if (Tok.isNot(AsmToken::Identifier))
|
|
|
|
return Error(L, "unexpected token in .syntax directive");
|
2010-07-14 22:38:02 +00:00
|
|
|
StringRef Mode = Tok.getString();
|
2010-06-29 13:04:35 +00:00
|
|
|
if (Mode == "unified" || Mode == "UNIFIED")
|
2010-01-19 20:27:46 +00:00
|
|
|
Parser.Lex();
|
2010-06-29 13:04:35 +00:00
|
|
|
else if (Mode == "divided" || Mode == "DIVIDED")
|
2011-01-27 23:22:36 +00:00
|
|
|
return Error(L, "'.syntax divided' arm asssembly not supported");
|
2009-10-15 20:48:48 +00:00
|
|
|
else
|
|
|
|
return Error(L, "unrecognized syntax mode in .syntax directive");
|
|
|
|
|
|
|
|
if (getLexer().isNot(AsmToken::EndOfStatement))
|
2010-01-19 21:44:56 +00:00
|
|
|
return Error(Parser.getTok().getLoc(), "unexpected token in directive");
|
2010-01-19 20:27:46 +00:00
|
|
|
Parser.Lex();
|
2009-10-15 20:48:48 +00:00
|
|
|
|
|
|
|
// TODO tell the MC streamer the mode
|
|
|
|
// getParser().getStreamer().Emit???();
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
2011-07-26 17:10:22 +00:00
|
|
|
/// parseDirectiveCode
|
2009-10-15 20:48:48 +00:00
|
|
|
/// ::= .code 16 | 32
|
2011-07-26 17:10:22 +00:00
|
|
|
bool ARMAsmParser::parseDirectiveCode(SMLoc L) {
|
2010-01-19 21:44:56 +00:00
|
|
|
const AsmToken &Tok = Parser.getTok();
|
2009-10-15 20:48:48 +00:00
|
|
|
if (Tok.isNot(AsmToken::Integer))
|
|
|
|
return Error(L, "unexpected token in .code directive");
|
2010-01-19 21:44:56 +00:00
|
|
|
int64_t Val = Parser.getTok().getIntVal();
|
2010-06-29 13:04:35 +00:00
|
|
|
if (Val == 16)
|
2010-01-19 20:27:46 +00:00
|
|
|
Parser.Lex();
|
2010-06-29 13:04:35 +00:00
|
|
|
else if (Val == 32)
|
2010-01-19 20:27:46 +00:00
|
|
|
Parser.Lex();
|
2009-10-15 20:48:48 +00:00
|
|
|
else
|
|
|
|
return Error(L, "invalid operand to .code directive");
|
|
|
|
|
|
|
|
if (getLexer().isNot(AsmToken::EndOfStatement))
|
2010-01-19 21:44:56 +00:00
|
|
|
return Error(Parser.getTok().getLoc(), "unexpected token in directive");
|
2010-01-19 20:27:46 +00:00
|
|
|
Parser.Lex();
|
2009-10-15 20:48:48 +00:00
|
|
|
|
2011-07-08 22:36:29 +00:00
|
|
|
if (Val == 16) {
|
2011-07-27 00:38:12 +00:00
|
|
|
if (!isThumb()) {
|
2011-07-09 05:47:46 +00:00
|
|
|
SwitchMode();
|
2011-07-27 00:38:12 +00:00
|
|
|
getParser().getStreamer().EmitAssemblerFlag(MCAF_Code16);
|
|
|
|
}
|
2011-07-08 22:36:29 +00:00
|
|
|
} else {
|
2011-07-27 00:38:12 +00:00
|
|
|
if (isThumb()) {
|
2011-07-09 05:47:46 +00:00
|
|
|
SwitchMode();
|
2011-07-27 00:38:12 +00:00
|
|
|
getParser().getStreamer().EmitAssemblerFlag(MCAF_Code32);
|
|
|
|
}
|
2011-07-08 22:49:55 +00:00
|
|
|
}
|
2010-11-05 22:40:53 +00:00
|
|
|
|
2009-10-15 20:48:48 +00:00
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
2010-04-07 20:29:34 +00:00
|
|
|
extern "C" void LLVMInitializeARMAsmLexer();
|
|
|
|
|
2009-10-30 22:55:57 +00:00
|
|
|
/// Force static initialization.
|
2009-09-15 00:27:25 +00:00
|
|
|
extern "C" void LLVMInitializeARMAsmParser() {
|
2011-07-26 00:24:13 +00:00
|
|
|
RegisterMCAsmParser<ARMAsmParser> X(TheARMTarget);
|
|
|
|
RegisterMCAsmParser<ARMAsmParser> Y(TheThumbTarget);
|
2010-04-07 20:29:34 +00:00
|
|
|
LLVMInitializeARMAsmLexer();
|
2009-09-15 00:27:25 +00:00
|
|
|
}
|
2010-08-11 05:24:50 +00:00
|
|
|
|
2010-09-06 19:11:01 +00:00
|
|
|
#define GET_REGISTER_MATCHER
|
|
|
|
#define GET_MATCHER_IMPLEMENTATION
|
2010-08-11 05:24:50 +00:00
|
|
|
#include "ARMGenAsmMatcher.inc"
|