2007-10-12 21:30:57 +00:00
|
|
|
//====- X86InstrSSE.td - Describe the X86 Instruction Set --*- tablegen -*-===//
|
2009-07-31 20:07:27 +00:00
|
|
|
//
|
2006-02-21 19:13:53 +00:00
|
|
|
// The LLVM Compiler Infrastructure
|
|
|
|
//
|
2007-12-29 20:36:04 +00:00
|
|
|
// This file is distributed under the University of Illinois Open Source
|
|
|
|
// License. See LICENSE.TXT for details.
|
2009-07-31 20:07:27 +00:00
|
|
|
//
|
2006-02-21 19:13:53 +00:00
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
//
|
|
|
|
// This file describes the X86 SSE instruction set, defining the instructions,
|
|
|
|
// and properties of the instructions which are needed for code generation,
|
|
|
|
// machine code emission, and analysis.
|
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
2006-10-07 21:55:32 +00:00
|
|
|
|
2010-06-19 01:32:46 +00:00
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
// SSE 1 & 2 Instructions Classes
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
|
|
|
/// sse12_fp_scalar - SSE 1 & 2 scalar instructions class
|
|
|
|
multiclass sse12_fp_scalar<bits<8> opc, string OpcodeStr, SDNode OpNode,
|
2010-07-12 22:41:32 +00:00
|
|
|
RegisterClass RC, X86MemOperand x86memop,
|
|
|
|
bit Is2Addr = 1> {
|
2010-06-19 01:32:46 +00:00
|
|
|
let isCommutable = 1 in {
|
|
|
|
def rr : SI<opc, MRMSrcReg, (outs RC:$dst), (ins RC:$src1, RC:$src2),
|
2010-07-12 22:41:32 +00:00
|
|
|
!if(Is2Addr,
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $dst|$dst, $src2}"),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $src1, $dst|$dst, $src1, $src2}")),
|
|
|
|
[(set RC:$dst, (OpNode RC:$src1, RC:$src2))]>;
|
2010-06-19 01:32:46 +00:00
|
|
|
}
|
2010-06-21 21:28:07 +00:00
|
|
|
def rm : SI<opc, MRMSrcMem, (outs RC:$dst), (ins RC:$src1, x86memop:$src2),
|
2010-07-12 22:41:32 +00:00
|
|
|
!if(Is2Addr,
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $dst|$dst, $src2}"),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $src1, $dst|$dst, $src1, $src2}")),
|
|
|
|
[(set RC:$dst, (OpNode RC:$src1, (load addr:$src2)))]>;
|
2010-06-19 01:32:46 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
/// sse12_fp_scalar_int - SSE 1 & 2 scalar instructions intrinsics class
|
|
|
|
multiclass sse12_fp_scalar_int<bits<8> opc, string OpcodeStr, RegisterClass RC,
|
2010-07-12 22:41:32 +00:00
|
|
|
string asm, string SSEVer, string FPSizeStr,
|
|
|
|
Operand memopr, ComplexPattern mem_cpat,
|
|
|
|
bit Is2Addr = 1> {
|
2010-06-19 01:32:46 +00:00
|
|
|
def rr_Int : SI<opc, MRMSrcReg, (outs RC:$dst), (ins RC:$src1, RC:$src2),
|
2010-07-12 22:41:32 +00:00
|
|
|
!if(Is2Addr,
|
|
|
|
!strconcat(asm, "\t{$src2, $dst|$dst, $src2}"),
|
|
|
|
!strconcat(asm, "\t{$src2, $src1, $dst|$dst, $src1, $src2}")),
|
2010-10-06 00:19:21 +00:00
|
|
|
[(set RC:$dst, (!cast<Intrinsic>(
|
|
|
|
!strconcat("int_x86_sse", SSEVer, "_", OpcodeStr, FPSizeStr))
|
2010-07-12 22:41:32 +00:00
|
|
|
RC:$src1, RC:$src2))]>;
|
2010-06-21 21:28:07 +00:00
|
|
|
def rm_Int : SI<opc, MRMSrcMem, (outs RC:$dst), (ins RC:$src1, memopr:$src2),
|
2010-07-12 22:41:32 +00:00
|
|
|
!if(Is2Addr,
|
|
|
|
!strconcat(asm, "\t{$src2, $dst|$dst, $src2}"),
|
|
|
|
!strconcat(asm, "\t{$src2, $src1, $dst|$dst, $src1, $src2}")),
|
2010-10-06 00:19:21 +00:00
|
|
|
[(set RC:$dst, (!cast<Intrinsic>(!strconcat("int_x86_sse",
|
|
|
|
SSEVer, "_", OpcodeStr, FPSizeStr))
|
2010-07-12 22:41:32 +00:00
|
|
|
RC:$src1, mem_cpat:$src2))]>;
|
2010-06-19 01:32:46 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
/// sse12_fp_packed - SSE 1 & 2 packed instructions class
|
|
|
|
multiclass sse12_fp_packed<bits<8> opc, string OpcodeStr, SDNode OpNode,
|
|
|
|
RegisterClass RC, ValueType vt,
|
|
|
|
X86MemOperand x86memop, PatFrag mem_frag,
|
2010-07-12 22:41:32 +00:00
|
|
|
Domain d, bit Is2Addr = 1> {
|
2010-06-19 01:32:46 +00:00
|
|
|
let isCommutable = 1 in
|
|
|
|
def rr : PI<opc, MRMSrcReg, (outs RC:$dst), (ins RC:$src1, RC:$src2),
|
2010-07-12 22:41:32 +00:00
|
|
|
!if(Is2Addr,
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $dst|$dst, $src2}"),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $src1, $dst|$dst, $src1, $src2}")),
|
|
|
|
[(set RC:$dst, (vt (OpNode RC:$src1, RC:$src2)))], d>;
|
|
|
|
let mayLoad = 1 in
|
2010-06-19 02:44:01 +00:00
|
|
|
def rm : PI<opc, MRMSrcMem, (outs RC:$dst), (ins RC:$src1, x86memop:$src2),
|
2010-07-12 22:41:32 +00:00
|
|
|
!if(Is2Addr,
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $dst|$dst, $src2}"),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $src1, $dst|$dst, $src1, $src2}")),
|
|
|
|
[(set RC:$dst, (OpNode RC:$src1, (mem_frag addr:$src2)))], d>;
|
2010-06-19 01:32:46 +00:00
|
|
|
}
|
|
|
|
|
2010-06-19 04:09:22 +00:00
|
|
|
/// sse12_fp_packed_logical_rm - SSE 1 & 2 packed instructions class
|
|
|
|
multiclass sse12_fp_packed_logical_rm<bits<8> opc, RegisterClass RC, Domain d,
|
|
|
|
string OpcodeStr, X86MemOperand x86memop,
|
2010-07-12 22:41:32 +00:00
|
|
|
list<dag> pat_rr, list<dag> pat_rm,
|
2011-11-14 06:46:21 +00:00
|
|
|
bit Is2Addr = 1,
|
|
|
|
bit rr_hasSideEffects = 0> {
|
|
|
|
let isCommutable = 1, neverHasSideEffects = rr_hasSideEffects in
|
2010-07-12 22:41:32 +00:00
|
|
|
def rr : PI<opc, MRMSrcReg, (outs RC:$dst), (ins RC:$src1, RC:$src2),
|
|
|
|
!if(Is2Addr,
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $dst|$dst, $src2}"),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $src1, $dst|$dst, $src1, $src2}")),
|
|
|
|
pat_rr, d>;
|
|
|
|
def rm : PI<opc, MRMSrcMem, (outs RC:$dst), (ins RC:$src1, x86memop:$src2),
|
|
|
|
!if(Is2Addr,
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $dst|$dst, $src2}"),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $src1, $dst|$dst, $src1, $src2}")),
|
|
|
|
pat_rm, d>;
|
2010-06-19 04:09:22 +00:00
|
|
|
}
|
|
|
|
|
2010-06-19 01:32:46 +00:00
|
|
|
/// sse12_fp_packed_int - SSE 1 & 2 packed instructions intrinsics class
|
|
|
|
multiclass sse12_fp_packed_int<bits<8> opc, string OpcodeStr, RegisterClass RC,
|
2010-07-12 22:41:32 +00:00
|
|
|
string asm, string SSEVer, string FPSizeStr,
|
|
|
|
X86MemOperand x86memop, PatFrag mem_frag,
|
|
|
|
Domain d, bit Is2Addr = 1> {
|
2010-06-19 01:32:46 +00:00
|
|
|
def rr_Int : PI<opc, MRMSrcReg, (outs RC:$dst), (ins RC:$src1, RC:$src2),
|
2010-07-12 22:41:32 +00:00
|
|
|
!if(Is2Addr,
|
|
|
|
!strconcat(asm, "\t{$src2, $dst|$dst, $src2}"),
|
|
|
|
!strconcat(asm, "\t{$src2, $src1, $dst|$dst, $src1, $src2}")),
|
2010-10-06 00:19:21 +00:00
|
|
|
[(set RC:$dst, (!cast<Intrinsic>(
|
|
|
|
!strconcat("int_x86_", SSEVer, "_", OpcodeStr, FPSizeStr))
|
2010-07-12 22:41:32 +00:00
|
|
|
RC:$src1, RC:$src2))], d>;
|
|
|
|
def rm_Int : PI<opc, MRMSrcMem, (outs RC:$dst), (ins RC:$src1,x86memop:$src2),
|
|
|
|
!if(Is2Addr,
|
|
|
|
!strconcat(asm, "\t{$src2, $dst|$dst, $src2}"),
|
|
|
|
!strconcat(asm, "\t{$src2, $src1, $dst|$dst, $src1, $src2}")),
|
2010-10-06 00:19:21 +00:00
|
|
|
[(set RC:$dst, (!cast<Intrinsic>(
|
|
|
|
!strconcat("int_x86_", SSEVer, "_", OpcodeStr, FPSizeStr))
|
2010-07-12 22:41:32 +00:00
|
|
|
RC:$src1, (mem_frag addr:$src2)))], d>;
|
2010-06-19 01:32:46 +00:00
|
|
|
}
|
|
|
|
|
2011-08-24 23:18:09 +00:00
|
|
|
//===----------------------------------------------------------------------===//
|
2011-08-24 23:18:11 +00:00
|
|
|
// Non-instruction patterns
|
2011-08-24 23:18:09 +00:00
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
2011-09-03 00:46:47 +00:00
|
|
|
// A vector extract of the first f32/f64 position is a subregister copy
|
2011-08-24 23:18:09 +00:00
|
|
|
def : Pat<(f32 (vector_extract (v4f32 VR128:$src), (iPTR 0))),
|
|
|
|
(f32 (EXTRACT_SUBREG (v4f32 VR128:$src), sub_ss))>;
|
2011-09-03 00:46:47 +00:00
|
|
|
def : Pat<(f64 (vector_extract (v2f64 VR128:$src), (iPTR 0))),
|
|
|
|
(f64 (EXTRACT_SUBREG (v2f64 VR128:$src), sub_sd))>;
|
2011-08-24 23:18:09 +00:00
|
|
|
|
2011-08-29 17:51:24 +00:00
|
|
|
// A 128-bit subvector extract from the first 256-bit vector position
|
|
|
|
// is a subregister copy that needs no instruction.
|
|
|
|
def : Pat<(v4i32 (extract_subvector (v8i32 VR256:$src), (i32 0))),
|
|
|
|
(v4i32 (EXTRACT_SUBREG (v8i32 VR256:$src), sub_xmm))>;
|
|
|
|
def : Pat<(v4f32 (extract_subvector (v8f32 VR256:$src), (i32 0))),
|
|
|
|
(v4f32 (EXTRACT_SUBREG (v8f32 VR256:$src), sub_xmm))>;
|
|
|
|
|
|
|
|
def : Pat<(v2i64 (extract_subvector (v4i64 VR256:$src), (i32 0))),
|
|
|
|
(v2i64 (EXTRACT_SUBREG (v4i64 VR256:$src), sub_xmm))>;
|
|
|
|
def : Pat<(v2f64 (extract_subvector (v4f64 VR256:$src), (i32 0))),
|
|
|
|
(v2f64 (EXTRACT_SUBREG (v4f64 VR256:$src), sub_xmm))>;
|
|
|
|
|
|
|
|
def : Pat<(v8i16 (extract_subvector (v16i16 VR256:$src), (i32 0))),
|
|
|
|
(v8i16 (EXTRACT_SUBREG (v16i16 VR256:$src), sub_xmm))>;
|
|
|
|
def : Pat<(v16i8 (extract_subvector (v32i8 VR256:$src), (i32 0))),
|
|
|
|
(v16i8 (EXTRACT_SUBREG (v32i8 VR256:$src), sub_xmm))>;
|
|
|
|
|
|
|
|
// A 128-bit subvector insert to the first 256-bit vector position
|
|
|
|
// is a subregister copy that needs no instruction.
|
|
|
|
def : Pat<(insert_subvector undef, (v2i64 VR128:$src), (i32 0)),
|
|
|
|
(INSERT_SUBREG (v4i64 (IMPLICIT_DEF)), VR128:$src, sub_xmm)>;
|
|
|
|
def : Pat<(insert_subvector undef, (v2f64 VR128:$src), (i32 0)),
|
|
|
|
(INSERT_SUBREG (v4f64 (IMPLICIT_DEF)), VR128:$src, sub_xmm)>;
|
|
|
|
def : Pat<(insert_subvector undef, (v4i32 VR128:$src), (i32 0)),
|
|
|
|
(INSERT_SUBREG (v8i32 (IMPLICIT_DEF)), VR128:$src, sub_xmm)>;
|
|
|
|
def : Pat<(insert_subvector undef, (v4f32 VR128:$src), (i32 0)),
|
|
|
|
(INSERT_SUBREG (v8f32 (IMPLICIT_DEF)), VR128:$src, sub_xmm)>;
|
|
|
|
def : Pat<(insert_subvector undef, (v8i16 VR128:$src), (i32 0)),
|
|
|
|
(INSERT_SUBREG (v16i16 (IMPLICIT_DEF)), VR128:$src, sub_xmm)>;
|
|
|
|
def : Pat<(insert_subvector undef, (v16i8 VR128:$src), (i32 0)),
|
|
|
|
(INSERT_SUBREG (v32i8 (IMPLICIT_DEF)), VR128:$src, sub_xmm)>;
|
|
|
|
|
2011-08-24 23:18:11 +00:00
|
|
|
// Implicitly promote a 32-bit scalar to a vector.
|
|
|
|
def : Pat<(v4f32 (scalar_to_vector FR32:$src)),
|
|
|
|
(INSERT_SUBREG (v4f32 (IMPLICIT_DEF)), FR32:$src, sub_ss)>;
|
|
|
|
def : Pat<(v8f32 (scalar_to_vector FR32:$src)),
|
|
|
|
(INSERT_SUBREG (v8f32 (IMPLICIT_DEF)), FR32:$src, sub_ss)>;
|
|
|
|
// Implicitly promote a 64-bit scalar to a vector.
|
|
|
|
def : Pat<(v2f64 (scalar_to_vector FR64:$src)),
|
|
|
|
(INSERT_SUBREG (v2f64 (IMPLICIT_DEF)), FR64:$src, sub_sd)>;
|
|
|
|
def : Pat<(v4f64 (scalar_to_vector FR64:$src)),
|
|
|
|
(INSERT_SUBREG (v4f64 (IMPLICIT_DEF)), FR64:$src, sub_sd)>;
|
|
|
|
|
|
|
|
// Bitcasts between 128-bit vector types. Return the original type since
|
|
|
|
// no instruction is needed for the conversion
|
2012-01-10 06:30:56 +00:00
|
|
|
let Predicates = [HasSSE2] in {
|
2011-08-24 23:18:11 +00:00
|
|
|
def : Pat<(v2i64 (bitconvert (v4i32 VR128:$src))), (v2i64 VR128:$src)>;
|
|
|
|
def : Pat<(v2i64 (bitconvert (v8i16 VR128:$src))), (v2i64 VR128:$src)>;
|
|
|
|
def : Pat<(v2i64 (bitconvert (v16i8 VR128:$src))), (v2i64 VR128:$src)>;
|
|
|
|
def : Pat<(v2i64 (bitconvert (v2f64 VR128:$src))), (v2i64 VR128:$src)>;
|
|
|
|
def : Pat<(v2i64 (bitconvert (v4f32 VR128:$src))), (v2i64 VR128:$src)>;
|
|
|
|
def : Pat<(v4i32 (bitconvert (v2i64 VR128:$src))), (v4i32 VR128:$src)>;
|
|
|
|
def : Pat<(v4i32 (bitconvert (v8i16 VR128:$src))), (v4i32 VR128:$src)>;
|
|
|
|
def : Pat<(v4i32 (bitconvert (v16i8 VR128:$src))), (v4i32 VR128:$src)>;
|
|
|
|
def : Pat<(v4i32 (bitconvert (v2f64 VR128:$src))), (v4i32 VR128:$src)>;
|
|
|
|
def : Pat<(v4i32 (bitconvert (v4f32 VR128:$src))), (v4i32 VR128:$src)>;
|
|
|
|
def : Pat<(v8i16 (bitconvert (v2i64 VR128:$src))), (v8i16 VR128:$src)>;
|
|
|
|
def : Pat<(v8i16 (bitconvert (v4i32 VR128:$src))), (v8i16 VR128:$src)>;
|
|
|
|
def : Pat<(v8i16 (bitconvert (v16i8 VR128:$src))), (v8i16 VR128:$src)>;
|
|
|
|
def : Pat<(v8i16 (bitconvert (v2f64 VR128:$src))), (v8i16 VR128:$src)>;
|
|
|
|
def : Pat<(v8i16 (bitconvert (v4f32 VR128:$src))), (v8i16 VR128:$src)>;
|
|
|
|
def : Pat<(v16i8 (bitconvert (v2i64 VR128:$src))), (v16i8 VR128:$src)>;
|
|
|
|
def : Pat<(v16i8 (bitconvert (v4i32 VR128:$src))), (v16i8 VR128:$src)>;
|
|
|
|
def : Pat<(v16i8 (bitconvert (v8i16 VR128:$src))), (v16i8 VR128:$src)>;
|
|
|
|
def : Pat<(v16i8 (bitconvert (v2f64 VR128:$src))), (v16i8 VR128:$src)>;
|
|
|
|
def : Pat<(v16i8 (bitconvert (v4f32 VR128:$src))), (v16i8 VR128:$src)>;
|
|
|
|
def : Pat<(v4f32 (bitconvert (v2i64 VR128:$src))), (v4f32 VR128:$src)>;
|
|
|
|
def : Pat<(v4f32 (bitconvert (v4i32 VR128:$src))), (v4f32 VR128:$src)>;
|
|
|
|
def : Pat<(v4f32 (bitconvert (v8i16 VR128:$src))), (v4f32 VR128:$src)>;
|
|
|
|
def : Pat<(v4f32 (bitconvert (v16i8 VR128:$src))), (v4f32 VR128:$src)>;
|
|
|
|
def : Pat<(v4f32 (bitconvert (v2f64 VR128:$src))), (v4f32 VR128:$src)>;
|
|
|
|
def : Pat<(v2f64 (bitconvert (v2i64 VR128:$src))), (v2f64 VR128:$src)>;
|
|
|
|
def : Pat<(v2f64 (bitconvert (v4i32 VR128:$src))), (v2f64 VR128:$src)>;
|
|
|
|
def : Pat<(v2f64 (bitconvert (v8i16 VR128:$src))), (v2f64 VR128:$src)>;
|
|
|
|
def : Pat<(v2f64 (bitconvert (v16i8 VR128:$src))), (v2f64 VR128:$src)>;
|
|
|
|
def : Pat<(v2f64 (bitconvert (v4f32 VR128:$src))), (v2f64 VR128:$src)>;
|
|
|
|
}
|
|
|
|
|
|
|
|
// Bitcasts between 256-bit vector types. Return the original type since
|
|
|
|
// no instruction is needed for the conversion
|
|
|
|
let Predicates = [HasAVX] in {
|
|
|
|
def : Pat<(v4f64 (bitconvert (v8f32 VR256:$src))), (v4f64 VR256:$src)>;
|
|
|
|
def : Pat<(v4f64 (bitconvert (v8i32 VR256:$src))), (v4f64 VR256:$src)>;
|
|
|
|
def : Pat<(v4f64 (bitconvert (v4i64 VR256:$src))), (v4f64 VR256:$src)>;
|
|
|
|
def : Pat<(v4f64 (bitconvert (v16i16 VR256:$src))), (v4f64 VR256:$src)>;
|
|
|
|
def : Pat<(v4f64 (bitconvert (v32i8 VR256:$src))), (v4f64 VR256:$src)>;
|
|
|
|
def : Pat<(v8f32 (bitconvert (v8i32 VR256:$src))), (v8f32 VR256:$src)>;
|
|
|
|
def : Pat<(v8f32 (bitconvert (v4i64 VR256:$src))), (v8f32 VR256:$src)>;
|
|
|
|
def : Pat<(v8f32 (bitconvert (v4f64 VR256:$src))), (v8f32 VR256:$src)>;
|
|
|
|
def : Pat<(v8f32 (bitconvert (v32i8 VR256:$src))), (v8f32 VR256:$src)>;
|
|
|
|
def : Pat<(v8f32 (bitconvert (v16i16 VR256:$src))), (v8f32 VR256:$src)>;
|
|
|
|
def : Pat<(v4i64 (bitconvert (v8f32 VR256:$src))), (v4i64 VR256:$src)>;
|
|
|
|
def : Pat<(v4i64 (bitconvert (v8i32 VR256:$src))), (v4i64 VR256:$src)>;
|
|
|
|
def : Pat<(v4i64 (bitconvert (v4f64 VR256:$src))), (v4i64 VR256:$src)>;
|
|
|
|
def : Pat<(v4i64 (bitconvert (v32i8 VR256:$src))), (v4i64 VR256:$src)>;
|
|
|
|
def : Pat<(v4i64 (bitconvert (v16i16 VR256:$src))), (v4i64 VR256:$src)>;
|
|
|
|
def : Pat<(v32i8 (bitconvert (v4f64 VR256:$src))), (v32i8 VR256:$src)>;
|
|
|
|
def : Pat<(v32i8 (bitconvert (v4i64 VR256:$src))), (v32i8 VR256:$src)>;
|
|
|
|
def : Pat<(v32i8 (bitconvert (v8f32 VR256:$src))), (v32i8 VR256:$src)>;
|
|
|
|
def : Pat<(v32i8 (bitconvert (v8i32 VR256:$src))), (v32i8 VR256:$src)>;
|
|
|
|
def : Pat<(v32i8 (bitconvert (v16i16 VR256:$src))), (v32i8 VR256:$src)>;
|
|
|
|
def : Pat<(v8i32 (bitconvert (v32i8 VR256:$src))), (v8i32 VR256:$src)>;
|
|
|
|
def : Pat<(v8i32 (bitconvert (v16i16 VR256:$src))), (v8i32 VR256:$src)>;
|
|
|
|
def : Pat<(v8i32 (bitconvert (v8f32 VR256:$src))), (v8i32 VR256:$src)>;
|
|
|
|
def : Pat<(v8i32 (bitconvert (v4i64 VR256:$src))), (v8i32 VR256:$src)>;
|
|
|
|
def : Pat<(v8i32 (bitconvert (v4f64 VR256:$src))), (v8i32 VR256:$src)>;
|
|
|
|
def : Pat<(v16i16 (bitconvert (v8f32 VR256:$src))), (v16i16 VR256:$src)>;
|
|
|
|
def : Pat<(v16i16 (bitconvert (v8i32 VR256:$src))), (v16i16 VR256:$src)>;
|
|
|
|
def : Pat<(v16i16 (bitconvert (v4i64 VR256:$src))), (v16i16 VR256:$src)>;
|
|
|
|
def : Pat<(v16i16 (bitconvert (v4f64 VR256:$src))), (v16i16 VR256:$src)>;
|
|
|
|
def : Pat<(v16i16 (bitconvert (v32i8 VR256:$src))), (v16i16 VR256:$src)>;
|
|
|
|
}
|
|
|
|
|
2011-09-03 00:46:47 +00:00
|
|
|
// Alias instructions that map fld0 to pxor for sse.
|
2011-11-29 22:27:25 +00:00
|
|
|
// This is expanded by ExpandPostRAPseudos.
|
|
|
|
let isReMaterializable = 1, isAsCheapAsAMove = 1, canFoldAsLoad = 1,
|
|
|
|
isPseudo = 1 in {
|
|
|
|
def FsFLD0SS : I<0, Pseudo, (outs FR32:$dst), (ins), "",
|
2012-01-10 06:30:56 +00:00
|
|
|
[(set FR32:$dst, fp32imm0)]>, Requires<[HasSSE1]>;
|
2011-11-29 22:27:25 +00:00
|
|
|
def FsFLD0SD : I<0, Pseudo, (outs FR64:$dst), (ins), "",
|
2012-01-10 06:30:56 +00:00
|
|
|
[(set FR64:$dst, fpimm0)]>, Requires<[HasSSE2]>;
|
2011-09-03 00:46:47 +00:00
|
|
|
}
|
|
|
|
|
2011-08-24 23:18:09 +00:00
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
// AVX & SSE - Zero/One Vectors
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
2011-09-29 05:10:54 +00:00
|
|
|
// Alias instruction that maps zero vector to pxor / xorp* for sse.
|
|
|
|
// This is expanded by ExpandPostRAPseudos to an xorps / vxorps, and then
|
|
|
|
// swizzled by ExecutionDepsFix to pxor.
|
2011-08-24 23:18:09 +00:00
|
|
|
// We set canFoldAsLoad because this can be converted to a constant-pool
|
|
|
|
// load of an all-zeros value if folding it would be beneficial.
|
|
|
|
let isReMaterializable = 1, isAsCheapAsAMove = 1, canFoldAsLoad = 1,
|
2011-10-14 00:39:50 +00:00
|
|
|
isPseudo = 1, neverHasSideEffects = 1 in {
|
2011-09-29 05:10:54 +00:00
|
|
|
def V_SET0 : I<0, Pseudo, (outs VR128:$dst), (ins), "", []>;
|
2011-08-24 23:18:09 +00:00
|
|
|
}
|
|
|
|
|
2011-09-29 05:10:54 +00:00
|
|
|
def : Pat<(v4f32 immAllZerosV), (V_SET0)>;
|
|
|
|
def : Pat<(v2f64 immAllZerosV), (V_SET0)>;
|
|
|
|
def : Pat<(v4i32 immAllZerosV), (V_SET0)>;
|
|
|
|
def : Pat<(v2i64 immAllZerosV), (V_SET0)>;
|
|
|
|
def : Pat<(v8i16 immAllZerosV), (V_SET0)>;
|
|
|
|
def : Pat<(v16i8 immAllZerosV), (V_SET0)>;
|
|
|
|
|
|
|
|
|
|
|
|
// The same as done above but for AVX. The 256-bit ISA does not support PI,
|
|
|
|
// and doesn't need it because on sandy bridge the register is set to zero
|
2011-08-24 23:18:09 +00:00
|
|
|
// at the rename stage without using any execution unit, so SET0PSY
|
|
|
|
// and SET0PDY can be used for vector int instructions without penalty
|
|
|
|
// FIXME: Change encoding to pseudo! This is blocked right now by the x86
|
|
|
|
// JIT implementatioan, it does not expand the instructions below like
|
|
|
|
// X86MCInstLower does.
|
|
|
|
let isReMaterializable = 1, isAsCheapAsAMove = 1, canFoldAsLoad = 1,
|
|
|
|
isCodeGenOnly = 1, Predicates = [HasAVX] in {
|
|
|
|
def AVX_SET0PSY : PSI<0x57, MRMInitReg, (outs VR256:$dst), (ins), "",
|
|
|
|
[(set VR256:$dst, (v8f32 immAllZerosV))]>, VEX_4V;
|
|
|
|
def AVX_SET0PDY : PDI<0x57, MRMInitReg, (outs VR256:$dst), (ins), "",
|
|
|
|
[(set VR256:$dst, (v4f64 immAllZerosV))]>, VEX_4V;
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
// AVX has no support for 256-bit integer instructions, but since the 128-bit
|
|
|
|
// VPXOR instruction writes zero to its upper part, it's safe build zeros.
|
2012-01-13 06:59:47 +00:00
|
|
|
def : Pat<(v32i8 immAllZerosV), (SUBREG_TO_REG (i8 0), (V_SET0), sub_xmm)>;
|
|
|
|
def : Pat<(bc_v32i8 (v8f32 immAllZerosV)),
|
|
|
|
(SUBREG_TO_REG (i8 0), (V_SET0), sub_xmm)>;
|
|
|
|
|
|
|
|
def : Pat<(v16i16 immAllZerosV), (SUBREG_TO_REG (i16 0), (V_SET0), sub_xmm)>;
|
|
|
|
def : Pat<(bc_v16i16 (v8f32 immAllZerosV)),
|
|
|
|
(SUBREG_TO_REG (i16 0), (V_SET0), sub_xmm)>;
|
|
|
|
|
2011-09-29 05:10:54 +00:00
|
|
|
def : Pat<(v8i32 immAllZerosV), (SUBREG_TO_REG (i32 0), (V_SET0), sub_xmm)>;
|
2011-08-24 23:18:09 +00:00
|
|
|
def : Pat<(bc_v8i32 (v8f32 immAllZerosV)),
|
2011-09-29 05:10:54 +00:00
|
|
|
(SUBREG_TO_REG (i32 0), (V_SET0), sub_xmm)>;
|
2011-08-24 23:18:09 +00:00
|
|
|
|
2011-09-29 05:10:54 +00:00
|
|
|
def : Pat<(v4i64 immAllZerosV), (SUBREG_TO_REG (i64 0), (V_SET0), sub_xmm)>;
|
2011-08-24 23:18:09 +00:00
|
|
|
def : Pat<(bc_v4i64 (v8f32 immAllZerosV)),
|
2011-09-29 05:10:54 +00:00
|
|
|
(SUBREG_TO_REG (i64 0), (V_SET0), sub_xmm)>;
|
2011-08-24 23:18:09 +00:00
|
|
|
|
2011-09-03 00:46:47 +00:00
|
|
|
// We set canFoldAsLoad because this can be converted to a constant-pool
|
|
|
|
// load of an all-ones value if folding it would be beneficial.
|
|
|
|
// FIXME: Change encoding to pseudo! This is blocked right now by the x86
|
|
|
|
// JIT implementation, it does not expand the instructions below like
|
|
|
|
// X86MCInstLower does.
|
|
|
|
let isReMaterializable = 1, isAsCheapAsAMove = 1, canFoldAsLoad = 1,
|
2011-11-20 00:12:05 +00:00
|
|
|
isCodeGenOnly = 1, ExeDomain = SSEPackedInt in {
|
|
|
|
let Predicates = [HasAVX] in
|
2011-09-03 00:46:47 +00:00
|
|
|
def AVX_SETALLONES : PDI<0x76, MRMInitReg, (outs VR128:$dst), (ins), "",
|
|
|
|
[(set VR128:$dst, (v4i32 immAllOnesV))]>, VEX_4V;
|
2012-01-09 08:10:38 +00:00
|
|
|
def V_SETALLONES : PDI<0x76, MRMInitReg, (outs VR128:$dst), (ins), "",
|
|
|
|
[(set VR128:$dst, (v4i32 immAllOnesV))]>;
|
2011-11-20 00:12:05 +00:00
|
|
|
let Predicates = [HasAVX2] in
|
2011-11-19 22:34:59 +00:00
|
|
|
def AVX2_SETALLONES : PDI<0x76, MRMInitReg, (outs VR256:$dst), (ins), "",
|
|
|
|
[(set VR256:$dst, (v8i32 immAllOnesV))]>, VEX_4V;
|
2011-11-20 00:12:05 +00:00
|
|
|
}
|
2011-09-03 00:46:47 +00:00
|
|
|
|
|
|
|
|
2010-06-22 18:09:32 +00:00
|
|
|
//===----------------------------------------------------------------------===//
|
2011-08-31 03:04:20 +00:00
|
|
|
// SSE 1 & 2 - Move FP Scalar Instructions
|
|
|
|
//
|
|
|
|
// Move Instructions. Register-to-register movss/movsd is not used for FR32/64
|
|
|
|
// register copies because it's a partial register update; FsMOVAPSrr/FsMOVAPDrr
|
|
|
|
// is used instead. Register-to-register movss/movsd is not modeled as an
|
|
|
|
// INSERT_SUBREG because INSERT_SUBREG requires that the insert be implementable
|
|
|
|
// in terms of a copy, and just mentioned, we don't use movss/movsd for copies.
|
2010-06-22 18:09:32 +00:00
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
2010-06-22 22:38:56 +00:00
|
|
|
class sse12_move_rr<RegisterClass RC, ValueType vt, string asm> :
|
|
|
|
SI<0x10, MRMSrcReg, (outs VR128:$dst), (ins VR128:$src1, RC:$src2), asm,
|
|
|
|
[(set (vt VR128:$dst), (movl VR128:$src1, (scalar_to_vector RC:$src2)))]>;
|
|
|
|
|
|
|
|
// Loading from memory automatically zeroing upper bits.
|
|
|
|
class sse12_move_rm<RegisterClass RC, X86MemOperand x86memop,
|
|
|
|
PatFrag mem_pat, string OpcodeStr> :
|
|
|
|
SI<0x10, MRMSrcMem, (outs RC:$dst), (ins x86memop:$src),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src, $dst|$dst, $src}"),
|
|
|
|
[(set RC:$dst, (mem_pat addr:$src))]>;
|
|
|
|
|
2011-08-31 03:04:20 +00:00
|
|
|
// AVX
|
2011-04-29 05:40:18 +00:00
|
|
|
def VMOVSSrr : sse12_move_rr<FR32, v4f32,
|
2011-10-04 06:30:42 +00:00
|
|
|
"movss\t{$src2, $src1, $dst|$dst, $src1, $src2}">, XS, VEX_4V,
|
|
|
|
VEX_LIG;
|
2011-04-29 05:40:18 +00:00
|
|
|
def VMOVSDrr : sse12_move_rr<FR64, v2f64,
|
2011-10-04 06:30:42 +00:00
|
|
|
"movsd\t{$src2, $src1, $dst|$dst, $src1, $src2}">, XD, VEX_4V,
|
|
|
|
VEX_LIG;
|
2010-06-22 22:38:56 +00:00
|
|
|
|
2011-09-11 23:19:54 +00:00
|
|
|
// For the disassembler
|
|
|
|
let isCodeGenOnly = 1 in {
|
|
|
|
def VMOVSSrr_REV : SI<0x11, MRMDestReg, (outs VR128:$dst),
|
|
|
|
(ins VR128:$src1, FR32:$src2),
|
|
|
|
"movss\t{$src2, $src1, $dst|$dst, $src1, $src2}", []>,
|
2011-10-04 06:30:42 +00:00
|
|
|
XS, VEX_4V, VEX_LIG;
|
2011-09-11 23:19:54 +00:00
|
|
|
def VMOVSDrr_REV : SI<0x11, MRMDestReg, (outs VR128:$dst),
|
|
|
|
(ins VR128:$src1, FR64:$src2),
|
|
|
|
"movsd\t{$src2, $src1, $dst|$dst, $src1, $src2}", []>,
|
2011-10-04 06:30:42 +00:00
|
|
|
XD, VEX_4V, VEX_LIG;
|
2011-09-11 23:19:54 +00:00
|
|
|
}
|
|
|
|
|
2011-04-29 05:40:18 +00:00
|
|
|
let canFoldAsLoad = 1, isReMaterializable = 1 in {
|
2011-10-04 06:30:42 +00:00
|
|
|
def VMOVSSrm : sse12_move_rm<FR32, f32mem, loadf32, "movss">, XS, VEX,
|
|
|
|
VEX_LIG;
|
2011-04-29 05:40:18 +00:00
|
|
|
let AddedComplexity = 20 in
|
2011-10-04 06:30:42 +00:00
|
|
|
def VMOVSDrm : sse12_move_rm<FR64, f64mem, loadf64, "movsd">, XD, VEX,
|
|
|
|
VEX_LIG;
|
2010-06-22 22:38:56 +00:00
|
|
|
}
|
|
|
|
|
2011-08-31 03:04:20 +00:00
|
|
|
def VMOVSSmr : SI<0x11, MRMDestMem, (outs), (ins f32mem:$dst, FR32:$src),
|
|
|
|
"movss\t{$src, $dst|$dst, $src}",
|
2011-10-04 06:30:42 +00:00
|
|
|
[(store FR32:$src, addr:$dst)]>, XS, VEX, VEX_LIG;
|
2011-08-31 03:04:20 +00:00
|
|
|
def VMOVSDmr : SI<0x11, MRMDestMem, (outs), (ins f64mem:$dst, FR64:$src),
|
|
|
|
"movsd\t{$src, $dst|$dst, $src}",
|
2011-10-04 06:30:42 +00:00
|
|
|
[(store FR64:$src, addr:$dst)]>, XD, VEX, VEX_LIG;
|
2011-08-31 03:04:20 +00:00
|
|
|
|
|
|
|
// SSE1 & 2
|
2010-06-22 18:09:32 +00:00
|
|
|
let Constraints = "$src1 = $dst" in {
|
2010-06-22 22:38:56 +00:00
|
|
|
def MOVSSrr : sse12_move_rr<FR32, v4f32,
|
|
|
|
"movss\t{$src2, $dst|$dst, $src2}">, XS;
|
|
|
|
def MOVSDrr : sse12_move_rr<FR64, v2f64,
|
|
|
|
"movsd\t{$src2, $dst|$dst, $src2}">, XD;
|
2011-09-11 23:19:54 +00:00
|
|
|
|
|
|
|
// For the disassembler
|
|
|
|
let isCodeGenOnly = 1 in {
|
|
|
|
def MOVSSrr_REV : SI<0x11, MRMDestReg, (outs VR128:$dst),
|
|
|
|
(ins VR128:$src1, FR32:$src2),
|
|
|
|
"movss\t{$src2, $dst|$dst, $src2}", []>, XS;
|
|
|
|
def MOVSDrr_REV : SI<0x11, MRMDestReg, (outs VR128:$dst),
|
|
|
|
(ins VR128:$src1, FR64:$src2),
|
|
|
|
"movsd\t{$src2, $dst|$dst, $src2}", []>, XD;
|
|
|
|
}
|
2010-06-22 18:09:32 +00:00
|
|
|
}
|
2010-02-28 00:17:42 +00:00
|
|
|
|
2010-06-22 18:09:32 +00:00
|
|
|
let canFoldAsLoad = 1, isReMaterializable = 1 in {
|
2010-06-22 22:38:56 +00:00
|
|
|
def MOVSSrm : sse12_move_rm<FR32, f32mem, loadf32, "movss">, XS;
|
|
|
|
|
|
|
|
let AddedComplexity = 20 in
|
|
|
|
def MOVSDrm : sse12_move_rm<FR64, f64mem, loadf64, "movsd">, XD;
|
2010-06-22 18:09:32 +00:00
|
|
|
}
|
|
|
|
|
2011-08-31 03:04:20 +00:00
|
|
|
def MOVSSmr : SSI<0x11, MRMDestMem, (outs), (ins f32mem:$dst, FR32:$src),
|
|
|
|
"movss\t{$src, $dst|$dst, $src}",
|
|
|
|
[(store FR32:$src, addr:$dst)]>;
|
|
|
|
def MOVSDmr : SDI<0x11, MRMDestMem, (outs), (ins f64mem:$dst, FR64:$src),
|
|
|
|
"movsd\t{$src, $dst|$dst, $src}",
|
|
|
|
[(store FR64:$src, addr:$dst)]>;
|
2010-02-28 00:17:42 +00:00
|
|
|
|
2011-08-31 03:04:20 +00:00
|
|
|
// Patterns
|
|
|
|
let Predicates = [HasAVX] in {
|
|
|
|
let AddedComplexity = 15 in {
|
|
|
|
// Extract the low 32-bit value from one vector and insert it into another.
|
|
|
|
def : Pat<(v4f32 (movl VR128:$src1, VR128:$src2)),
|
|
|
|
(VMOVSSrr (v4f32 VR128:$src1),
|
|
|
|
(EXTRACT_SUBREG (v4f32 VR128:$src2), sub_ss))>;
|
|
|
|
def : Pat<(v4i32 (movl VR128:$src1, VR128:$src2)),
|
|
|
|
(VMOVSSrr (v4i32 VR128:$src1),
|
|
|
|
(EXTRACT_SUBREG (v4i32 VR128:$src2), sub_ss))>;
|
|
|
|
|
|
|
|
// Extract the low 64-bit value from one vector and insert it into another.
|
|
|
|
def : Pat<(v2f64 (movl VR128:$src1, VR128:$src2)),
|
|
|
|
(VMOVSDrr (v2f64 VR128:$src1),
|
|
|
|
(EXTRACT_SUBREG (v2f64 VR128:$src2), sub_sd))>;
|
|
|
|
def : Pat<(v2i64 (movl VR128:$src1, VR128:$src2)),
|
|
|
|
(VMOVSDrr (v2i64 VR128:$src1),
|
|
|
|
(EXTRACT_SUBREG (v2i64 VR128:$src2), sub_sd))>;
|
|
|
|
|
|
|
|
// vector_shuffle v1, v2 <4, 5, 2, 3> using movsd
|
|
|
|
def : Pat<(v4f32 (movlp VR128:$src1, VR128:$src2)),
|
|
|
|
(VMOVSDrr VR128:$src1, (EXTRACT_SUBREG VR128:$src2, sub_sd))>;
|
|
|
|
def : Pat<(v4i32 (movlp VR128:$src1, VR128:$src2)),
|
|
|
|
(VMOVSDrr VR128:$src1, (EXTRACT_SUBREG VR128:$src2, sub_sd))>;
|
|
|
|
|
|
|
|
// Move scalar to XMM zero-extended, zeroing a VR128 then do a
|
|
|
|
// MOVS{S,D} to the lower bits.
|
|
|
|
def : Pat<(v4f32 (X86vzmovl (v4f32 (scalar_to_vector FR32:$src)))),
|
2011-09-29 05:10:54 +00:00
|
|
|
(VMOVSSrr (v4f32 (V_SET0)), FR32:$src)>;
|
2011-08-31 03:04:20 +00:00
|
|
|
def : Pat<(v4f32 (X86vzmovl (v4f32 VR128:$src))),
|
2011-09-29 05:10:54 +00:00
|
|
|
(VMOVSSrr (v4f32 (V_SET0)),
|
2011-08-31 03:04:20 +00:00
|
|
|
(f32 (EXTRACT_SUBREG (v4f32 VR128:$src), sub_ss)))>;
|
|
|
|
def : Pat<(v4i32 (X86vzmovl (v4i32 VR128:$src))),
|
2011-09-29 05:10:54 +00:00
|
|
|
(VMOVSSrr (v4i32 (V_SET0)),
|
2011-08-31 03:04:20 +00:00
|
|
|
(EXTRACT_SUBREG (v4i32 VR128:$src), sub_ss))>;
|
|
|
|
def : Pat<(v2f64 (X86vzmovl (v2f64 (scalar_to_vector FR64:$src)))),
|
2011-09-29 05:10:54 +00:00
|
|
|
(VMOVSDrr (v2f64 (V_SET0)), FR64:$src)>;
|
2011-12-08 22:05:28 +00:00
|
|
|
|
|
|
|
// Move low f32 and clear high bits.
|
|
|
|
def : Pat<(v8f32 (X86vzmovl (v8f32 VR256:$src))),
|
|
|
|
(SUBREG_TO_REG (i32 0),
|
|
|
|
(VMOVSSrr (v4f32 (V_SET0)),
|
|
|
|
(EXTRACT_SUBREG (v8f32 VR256:$src), sub_ss)), sub_xmm)>;
|
|
|
|
def : Pat<(v8i32 (X86vzmovl (v8i32 VR256:$src))),
|
|
|
|
(SUBREG_TO_REG (i32 0),
|
|
|
|
(VMOVSSrr (v4i32 (V_SET0)),
|
|
|
|
(EXTRACT_SUBREG (v8i32 VR256:$src), sub_ss)), sub_xmm)>;
|
2011-08-31 03:04:20 +00:00
|
|
|
}
|
2006-02-21 19:26:52 +00:00
|
|
|
|
2011-08-31 03:04:20 +00:00
|
|
|
let AddedComplexity = 20 in {
|
|
|
|
// MOVSSrm zeros the high parts of the register; represent this
|
|
|
|
// with SUBREG_TO_REG. The AVX versions also write: DST[255:128] <- 0
|
|
|
|
def : Pat<(v4f32 (X86vzmovl (v4f32 (scalar_to_vector (loadf32 addr:$src))))),
|
|
|
|
(SUBREG_TO_REG (i32 0), (VMOVSSrm addr:$src), sub_ss)>;
|
|
|
|
def : Pat<(v4f32 (scalar_to_vector (loadf32 addr:$src))),
|
|
|
|
(SUBREG_TO_REG (i32 0), (VMOVSSrm addr:$src), sub_ss)>;
|
|
|
|
def : Pat<(v4f32 (X86vzmovl (loadv4f32 addr:$src))),
|
|
|
|
(SUBREG_TO_REG (i32 0), (VMOVSSrm addr:$src), sub_ss)>;
|
2010-06-22 22:38:56 +00:00
|
|
|
|
2011-08-31 03:04:20 +00:00
|
|
|
// MOVSDrm zeros the high parts of the register; represent this
|
|
|
|
// with SUBREG_TO_REG. The AVX versions also write: DST[255:128] <- 0
|
|
|
|
def : Pat<(v2f64 (X86vzmovl (v2f64 (scalar_to_vector (loadf64 addr:$src))))),
|
|
|
|
(SUBREG_TO_REG (i64 0), (VMOVSDrm addr:$src), sub_sd)>;
|
|
|
|
def : Pat<(v2f64 (scalar_to_vector (loadf64 addr:$src))),
|
|
|
|
(SUBREG_TO_REG (i64 0), (VMOVSDrm addr:$src), sub_sd)>;
|
|
|
|
def : Pat<(v2f64 (X86vzmovl (loadv2f64 addr:$src))),
|
|
|
|
(SUBREG_TO_REG (i64 0), (VMOVSDrm addr:$src), sub_sd)>;
|
|
|
|
def : Pat<(v2f64 (X86vzmovl (bc_v2f64 (loadv4f32 addr:$src)))),
|
|
|
|
(SUBREG_TO_REG (i64 0), (VMOVSDrm addr:$src), sub_sd)>;
|
|
|
|
def : Pat<(v2f64 (X86vzload addr:$src)),
|
|
|
|
(SUBREG_TO_REG (i64 0), (VMOVSDrm addr:$src), sub_sd)>;
|
|
|
|
|
|
|
|
// Represent the same patterns above but in the form they appear for
|
|
|
|
// 256-bit types
|
2011-12-08 22:05:28 +00:00
|
|
|
def : Pat<(v8i32 (X86vzmovl (insert_subvector undef,
|
|
|
|
(v4i32 (scalar_to_vector (loadi32 addr:$src))), (i32 0)))),
|
|
|
|
(SUBREG_TO_REG (i32 0), (VMOVSSrm addr:$src), sub_ss)>;
|
2011-08-31 03:04:20 +00:00
|
|
|
def : Pat<(v8f32 (X86vzmovl (insert_subvector undef,
|
|
|
|
(v4f32 (scalar_to_vector (loadf32 addr:$src))), (i32 0)))),
|
|
|
|
(SUBREG_TO_REG (i32 0), (VMOVSSrm addr:$src), sub_ss)>;
|
|
|
|
def : Pat<(v4f64 (X86vzmovl (insert_subvector undef,
|
|
|
|
(v2f64 (scalar_to_vector (loadf64 addr:$src))), (i32 0)))),
|
|
|
|
(SUBREG_TO_REG (i32 0), (VMOVSDrm addr:$src), sub_sd)>;
|
|
|
|
}
|
2011-09-08 18:05:02 +00:00
|
|
|
def : Pat<(v8f32 (X86vzmovl (insert_subvector undef,
|
|
|
|
(v4f32 (scalar_to_vector FR32:$src)), (i32 0)))),
|
|
|
|
(SUBREG_TO_REG (i32 0),
|
2011-09-29 05:10:54 +00:00
|
|
|
(v4f32 (VMOVSSrr (v4f32 (V_SET0)), FR32:$src)),
|
2011-09-08 18:05:02 +00:00
|
|
|
sub_xmm)>;
|
|
|
|
def : Pat<(v4f64 (X86vzmovl (insert_subvector undef,
|
|
|
|
(v2f64 (scalar_to_vector FR64:$src)), (i32 0)))),
|
|
|
|
(SUBREG_TO_REG (i64 0),
|
2011-09-29 05:10:54 +00:00
|
|
|
(v2f64 (VMOVSDrr (v2f64 (V_SET0)), FR64:$src)),
|
2011-09-08 18:05:02 +00:00
|
|
|
sub_xmm)>;
|
2011-12-15 22:11:31 +00:00
|
|
|
def : Pat<(v4i64 (X86vzmovl (insert_subvector undef,
|
|
|
|
(v2i64 (scalar_to_vector (loadi64 addr:$src))), (i32 0)))),
|
|
|
|
(SUBREG_TO_REG (i64 0), (VMOVSDrm addr:$src), sub_sd)>;
|
2011-08-31 03:04:20 +00:00
|
|
|
|
2011-12-08 22:05:28 +00:00
|
|
|
// Move low f64 and clear high bits.
|
|
|
|
def : Pat<(v4f64 (X86vzmovl (v4f64 VR256:$src))),
|
|
|
|
(SUBREG_TO_REG (i32 0),
|
|
|
|
(VMOVSDrr (v2f64 (V_SET0)),
|
|
|
|
(EXTRACT_SUBREG (v4f64 VR256:$src), sub_sd)), sub_xmm)>;
|
|
|
|
|
2011-12-20 13:34:28 +00:00
|
|
|
def : Pat<(v4i64 (X86vzmovl (v4i64 VR256:$src))),
|
|
|
|
(SUBREG_TO_REG (i32 0),
|
|
|
|
(VMOVSDrr (v2i64 (V_SET0)),
|
|
|
|
(EXTRACT_SUBREG (v4i64 VR256:$src), sub_sd)), sub_xmm)>;
|
|
|
|
|
|
|
|
// Extract and store.
|
2011-08-31 03:04:20 +00:00
|
|
|
def : Pat<(store (f32 (vector_extract (v4f32 VR128:$src), (iPTR 0))),
|
|
|
|
addr:$dst),
|
|
|
|
(VMOVSSmr addr:$dst,
|
|
|
|
(EXTRACT_SUBREG (v4f32 VR128:$src), sub_ss))>;
|
|
|
|
def : Pat<(store (f64 (vector_extract (v2f64 VR128:$src), (iPTR 0))),
|
|
|
|
addr:$dst),
|
|
|
|
(VMOVSDmr addr:$dst,
|
|
|
|
(EXTRACT_SUBREG (v2f64 VR128:$src), sub_sd))>;
|
|
|
|
|
|
|
|
// Shuffle with VMOVSS
|
|
|
|
def : Pat<(v4f32 (X86Movss VR128:$src1, (scalar_to_vector FR32:$src2))),
|
|
|
|
(VMOVSSrr VR128:$src1, FR32:$src2)>;
|
|
|
|
def : Pat<(v4i32 (X86Movss VR128:$src1, VR128:$src2)),
|
|
|
|
(VMOVSSrr (v4i32 VR128:$src1),
|
|
|
|
(EXTRACT_SUBREG (v4i32 VR128:$src2), sub_ss))>;
|
|
|
|
def : Pat<(v4f32 (X86Movss VR128:$src1, VR128:$src2)),
|
|
|
|
(VMOVSSrr (v4f32 VR128:$src1),
|
|
|
|
(EXTRACT_SUBREG (v4f32 VR128:$src2), sub_ss))>;
|
|
|
|
|
2011-12-08 22:30:45 +00:00
|
|
|
// 256-bit variants
|
|
|
|
def : Pat<(v8i32 (X86Movsd VR256:$src1, VR256:$src2)),
|
|
|
|
(SUBREG_TO_REG (i32 0),
|
|
|
|
(VMOVSSrr (EXTRACT_SUBREG (v8i32 VR256:$src1), sub_ss),
|
|
|
|
(EXTRACT_SUBREG (v8i32 VR256:$src2), sub_ss)), sub_xmm)>;
|
|
|
|
def : Pat<(v8f32 (X86Movsd VR256:$src1, VR256:$src2)),
|
|
|
|
(SUBREG_TO_REG (i32 0),
|
|
|
|
(VMOVSSrr (EXTRACT_SUBREG (v8f32 VR256:$src1), sub_ss),
|
|
|
|
(EXTRACT_SUBREG (v8f32 VR256:$src2), sub_ss)), sub_xmm)>;
|
|
|
|
|
2011-08-31 03:04:20 +00:00
|
|
|
// Shuffle with VMOVSD
|
|
|
|
def : Pat<(v2f64 (X86Movsd VR128:$src1, (scalar_to_vector FR64:$src2))),
|
|
|
|
(VMOVSDrr VR128:$src1, FR64:$src2)>;
|
|
|
|
def : Pat<(v2i64 (X86Movsd VR128:$src1, VR128:$src2)),
|
|
|
|
(VMOVSDrr (v2i64 VR128:$src1),
|
|
|
|
(EXTRACT_SUBREG (v2i64 VR128:$src2), sub_sd))>;
|
|
|
|
def : Pat<(v2f64 (X86Movsd VR128:$src1, VR128:$src2)),
|
|
|
|
(VMOVSDrr (v2f64 VR128:$src1),
|
|
|
|
(EXTRACT_SUBREG (v2f64 VR128:$src2), sub_sd))>;
|
|
|
|
def : Pat<(v4f32 (X86Movsd VR128:$src1, VR128:$src2)),
|
|
|
|
(VMOVSDrr VR128:$src1, (EXTRACT_SUBREG (v4f32 VR128:$src2),
|
|
|
|
sub_sd))>;
|
|
|
|
def : Pat<(v4i32 (X86Movsd VR128:$src1, VR128:$src2)),
|
|
|
|
(VMOVSDrr VR128:$src1, (EXTRACT_SUBREG (v4i32 VR128:$src2),
|
|
|
|
sub_sd))>;
|
|
|
|
|
2011-12-08 22:30:45 +00:00
|
|
|
// 256-bit variants
|
|
|
|
def : Pat<(v4i64 (X86Movsd VR256:$src1, VR256:$src2)),
|
|
|
|
(SUBREG_TO_REG (i32 0),
|
|
|
|
(VMOVSDrr (EXTRACT_SUBREG (v4i64 VR256:$src1), sub_sd),
|
|
|
|
(EXTRACT_SUBREG (v4i64 VR256:$src2), sub_sd)), sub_xmm)>;
|
|
|
|
def : Pat<(v4f64 (X86Movsd VR256:$src1, VR256:$src2)),
|
|
|
|
(SUBREG_TO_REG (i32 0),
|
|
|
|
(VMOVSDrr (EXTRACT_SUBREG (v4f64 VR256:$src1), sub_sd),
|
|
|
|
(EXTRACT_SUBREG (v4f64 VR256:$src2), sub_sd)), sub_xmm)>;
|
|
|
|
|
|
|
|
|
2011-08-31 03:04:20 +00:00
|
|
|
// FIXME: Instead of a X86Movlps there should be a X86Movsd here, the problem
|
|
|
|
// is during lowering, where it's not possible to recognize the fold cause
|
|
|
|
// it has two uses through a bitcast. One use disappears at isel time and the
|
|
|
|
// fold opportunity reappears.
|
2011-11-14 20:35:52 +00:00
|
|
|
def : Pat<(v2f64 (X86Movlpd VR128:$src1, VR128:$src2)),
|
|
|
|
(VMOVSDrr VR128:$src1, (EXTRACT_SUBREG (v2f64 VR128:$src2),
|
|
|
|
sub_sd))>;
|
2011-11-28 20:27:23 +00:00
|
|
|
def : Pat<(v2i64 (X86Movlpd VR128:$src1, VR128:$src2)),
|
|
|
|
(VMOVSDrr VR128:$src1, (EXTRACT_SUBREG (v2i64 VR128:$src2),
|
|
|
|
sub_sd))>;
|
2011-08-31 03:04:20 +00:00
|
|
|
def : Pat<(v4f32 (X86Movlps VR128:$src1, VR128:$src2)),
|
|
|
|
(VMOVSDrr VR128:$src1, (EXTRACT_SUBREG (v4f32 VR128:$src2),
|
|
|
|
sub_sd))>;
|
|
|
|
def : Pat<(v4i32 (X86Movlps VR128:$src1, VR128:$src2)),
|
|
|
|
(VMOVSDrr VR128:$src1, (EXTRACT_SUBREG (v4i32 VR128:$src2),
|
|
|
|
sub_sd))>;
|
|
|
|
}
|
|
|
|
|
2012-01-09 08:10:38 +00:00
|
|
|
let Predicates = [HasSSE1] in {
|
|
|
|
let AddedComplexity = 15 in {
|
|
|
|
// Extract the low 32-bit value from one vector and insert it into another.
|
|
|
|
def : Pat<(v4f32 (movl VR128:$src1, VR128:$src2)),
|
|
|
|
(MOVSSrr (v4f32 VR128:$src1),
|
|
|
|
(EXTRACT_SUBREG (v4f32 VR128:$src2), sub_ss))>;
|
|
|
|
def : Pat<(v4i32 (movl VR128:$src1, VR128:$src2)),
|
|
|
|
(MOVSSrr (v4i32 VR128:$src1),
|
|
|
|
(EXTRACT_SUBREG (v4i32 VR128:$src2), sub_ss))>;
|
|
|
|
|
|
|
|
// Move scalar to XMM zero-extended, zeroing a VR128 then do a
|
|
|
|
// MOVSS to the lower bits.
|
|
|
|
def : Pat<(v4f32 (X86vzmovl (v4f32 (scalar_to_vector FR32:$src)))),
|
|
|
|
(MOVSSrr (v4f32 (V_SET0)), FR32:$src)>;
|
|
|
|
def : Pat<(v4f32 (X86vzmovl (v4f32 VR128:$src))),
|
|
|
|
(MOVSSrr (v4f32 (V_SET0)),
|
|
|
|
(f32 (EXTRACT_SUBREG (v4f32 VR128:$src), sub_ss)))>;
|
|
|
|
def : Pat<(v4i32 (X86vzmovl (v4i32 VR128:$src))),
|
|
|
|
(MOVSSrr (v4i32 (V_SET0)),
|
|
|
|
(EXTRACT_SUBREG (v4i32 VR128:$src), sub_ss))>;
|
|
|
|
}
|
|
|
|
|
|
|
|
let AddedComplexity = 20 in {
|
|
|
|
// MOVSSrm zeros the high parts of the register; represent this
|
|
|
|
// with SUBREG_TO_REG.
|
|
|
|
def : Pat<(v4f32 (X86vzmovl (v4f32 (scalar_to_vector (loadf32 addr:$src))))),
|
|
|
|
(SUBREG_TO_REG (i32 0), (MOVSSrm addr:$src), sub_ss)>;
|
|
|
|
def : Pat<(v4f32 (scalar_to_vector (loadf32 addr:$src))),
|
|
|
|
(SUBREG_TO_REG (i32 0), (MOVSSrm addr:$src), sub_ss)>;
|
|
|
|
def : Pat<(v4f32 (X86vzmovl (loadv4f32 addr:$src))),
|
|
|
|
(SUBREG_TO_REG (i32 0), (MOVSSrm addr:$src), sub_ss)>;
|
|
|
|
}
|
|
|
|
|
|
|
|
// Extract and store.
|
|
|
|
def : Pat<(store (f32 (vector_extract (v4f32 VR128:$src), (iPTR 0))),
|
|
|
|
addr:$dst),
|
|
|
|
(MOVSSmr addr:$dst,
|
|
|
|
(EXTRACT_SUBREG (v4f32 VR128:$src), sub_ss))>;
|
|
|
|
|
|
|
|
// Shuffle with MOVSS
|
|
|
|
def : Pat<(v4f32 (X86Movss VR128:$src1, (scalar_to_vector FR32:$src2))),
|
|
|
|
(MOVSSrr VR128:$src1, FR32:$src2)>;
|
|
|
|
def : Pat<(v4i32 (X86Movss VR128:$src1, VR128:$src2)),
|
|
|
|
(MOVSSrr (v4i32 VR128:$src1),
|
|
|
|
(EXTRACT_SUBREG (v4i32 VR128:$src2), sub_ss))>;
|
|
|
|
def : Pat<(v4f32 (X86Movss VR128:$src1, VR128:$src2)),
|
|
|
|
(MOVSSrr (v4f32 VR128:$src1),
|
|
|
|
(EXTRACT_SUBREG (v4f32 VR128:$src2), sub_ss))>;
|
|
|
|
}
|
|
|
|
|
|
|
|
let Predicates = [HasSSE2] in {
|
|
|
|
let AddedComplexity = 15 in {
|
|
|
|
// Extract the low 64-bit value from one vector and insert it into another.
|
|
|
|
def : Pat<(v2f64 (movl VR128:$src1, VR128:$src2)),
|
|
|
|
(MOVSDrr (v2f64 VR128:$src1),
|
|
|
|
(EXTRACT_SUBREG (v2f64 VR128:$src2), sub_sd))>;
|
|
|
|
def : Pat<(v2i64 (movl VR128:$src1, VR128:$src2)),
|
|
|
|
(MOVSDrr (v2i64 VR128:$src1),
|
|
|
|
(EXTRACT_SUBREG (v2i64 VR128:$src2), sub_sd))>;
|
|
|
|
|
|
|
|
// vector_shuffle v1, v2 <4, 5, 2, 3> using movsd
|
|
|
|
def : Pat<(v4f32 (movlp VR128:$src1, VR128:$src2)),
|
|
|
|
(MOVSDrr VR128:$src1, (EXTRACT_SUBREG VR128:$src2, sub_sd))>;
|
|
|
|
def : Pat<(v4i32 (movlp VR128:$src1, VR128:$src2)),
|
|
|
|
(MOVSDrr VR128:$src1, (EXTRACT_SUBREG VR128:$src2, sub_sd))>;
|
|
|
|
|
|
|
|
// Move scalar to XMM zero-extended, zeroing a VR128 then do a
|
|
|
|
// MOVSD to the lower bits.
|
|
|
|
def : Pat<(v2f64 (X86vzmovl (v2f64 (scalar_to_vector FR64:$src)))),
|
|
|
|
(MOVSDrr (v2f64 (V_SET0)), FR64:$src)>;
|
|
|
|
}
|
|
|
|
|
|
|
|
let AddedComplexity = 20 in {
|
|
|
|
// MOVSDrm zeros the high parts of the register; represent this
|
|
|
|
// with SUBREG_TO_REG.
|
|
|
|
def : Pat<(v2f64 (X86vzmovl (v2f64 (scalar_to_vector (loadf64 addr:$src))))),
|
|
|
|
(SUBREG_TO_REG (i64 0), (MOVSDrm addr:$src), sub_sd)>;
|
|
|
|
def : Pat<(v2f64 (scalar_to_vector (loadf64 addr:$src))),
|
|
|
|
(SUBREG_TO_REG (i64 0), (MOVSDrm addr:$src), sub_sd)>;
|
|
|
|
def : Pat<(v2f64 (X86vzmovl (loadv2f64 addr:$src))),
|
|
|
|
(SUBREG_TO_REG (i64 0), (MOVSDrm addr:$src), sub_sd)>;
|
|
|
|
def : Pat<(v2f64 (X86vzmovl (bc_v2f64 (loadv4f32 addr:$src)))),
|
|
|
|
(SUBREG_TO_REG (i64 0), (MOVSDrm addr:$src), sub_sd)>;
|
|
|
|
def : Pat<(v2f64 (X86vzload addr:$src)),
|
|
|
|
(SUBREG_TO_REG (i64 0), (MOVSDrm addr:$src), sub_sd)>;
|
|
|
|
}
|
|
|
|
|
|
|
|
// Extract and store.
|
|
|
|
def : Pat<(store (f64 (vector_extract (v2f64 VR128:$src), (iPTR 0))),
|
|
|
|
addr:$dst),
|
|
|
|
(MOVSDmr addr:$dst,
|
|
|
|
(EXTRACT_SUBREG (v2f64 VR128:$src), sub_sd))>;
|
|
|
|
|
|
|
|
// Shuffle with MOVSD
|
|
|
|
def : Pat<(v2f64 (X86Movsd VR128:$src1, (scalar_to_vector FR64:$src2))),
|
|
|
|
(MOVSDrr VR128:$src1, FR64:$src2)>;
|
|
|
|
def : Pat<(v2i64 (X86Movsd VR128:$src1, VR128:$src2)),
|
|
|
|
(MOVSDrr (v2i64 VR128:$src1),
|
|
|
|
(EXTRACT_SUBREG (v2i64 VR128:$src2), sub_sd))>;
|
|
|
|
def : Pat<(v2f64 (X86Movsd VR128:$src1, VR128:$src2)),
|
|
|
|
(MOVSDrr (v2f64 VR128:$src1),
|
|
|
|
(EXTRACT_SUBREG (v2f64 VR128:$src2), sub_sd))>;
|
|
|
|
def : Pat<(v4f32 (X86Movsd VR128:$src1, VR128:$src2)),
|
|
|
|
(MOVSDrr VR128:$src1, (EXTRACT_SUBREG (v4f32 VR128:$src2),sub_sd))>;
|
|
|
|
def : Pat<(v4i32 (X86Movsd VR128:$src1, VR128:$src2)),
|
|
|
|
(MOVSDrr VR128:$src1, (EXTRACT_SUBREG (v4i32 VR128:$src2),sub_sd))>;
|
|
|
|
|
|
|
|
// FIXME: Instead of a X86Movlps there should be a X86Movsd here, the problem
|
|
|
|
// is during lowering, where it's not possible to recognize the fold cause
|
|
|
|
// it has two uses through a bitcast. One use disappears at isel time and the
|
|
|
|
// fold opportunity reappears.
|
|
|
|
def : Pat<(v2f64 (X86Movlpd VR128:$src1, VR128:$src2)),
|
|
|
|
(MOVSDrr VR128:$src1, (EXTRACT_SUBREG (v2f64 VR128:$src2),sub_sd))>;
|
|
|
|
def : Pat<(v2i64 (X86Movlpd VR128:$src1, VR128:$src2)),
|
|
|
|
(MOVSDrr VR128:$src1, (EXTRACT_SUBREG (v2i64 VR128:$src2),sub_sd))>;
|
|
|
|
def : Pat<(v4f32 (X86Movlps VR128:$src1, VR128:$src2)),
|
|
|
|
(MOVSDrr VR128:$src1, (EXTRACT_SUBREG (v4f32 VR128:$src2),sub_sd))>;
|
|
|
|
def : Pat<(v4i32 (X86Movlps VR128:$src1, VR128:$src2)),
|
|
|
|
(MOVSDrr VR128:$src1, (EXTRACT_SUBREG (v4i32 VR128:$src2),sub_sd))>;
|
|
|
|
}
|
|
|
|
|
2011-08-31 03:04:20 +00:00
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
// SSE 1 & 2 - Move Aligned/Unaligned FP Instructions
|
|
|
|
//===----------------------------------------------------------------------===//
|
2010-06-22 18:09:32 +00:00
|
|
|
|
2010-06-25 20:22:12 +00:00
|
|
|
multiclass sse12_mov_packed<bits<8> opc, RegisterClass RC,
|
|
|
|
X86MemOperand x86memop, PatFrag ld_frag,
|
|
|
|
string asm, Domain d,
|
|
|
|
bit IsReMaterializable = 1> {
|
|
|
|
let neverHasSideEffects = 1 in
|
2010-06-25 23:33:42 +00:00
|
|
|
def rr : PI<opc, MRMSrcReg, (outs RC:$dst), (ins RC:$src),
|
|
|
|
!strconcat(asm, "\t{$src, $dst|$dst, $src}"), [], d>;
|
2010-06-25 20:22:12 +00:00
|
|
|
let canFoldAsLoad = 1, isReMaterializable = IsReMaterializable in
|
2010-06-25 23:33:42 +00:00
|
|
|
def rm : PI<opc, MRMSrcMem, (outs RC:$dst), (ins x86memop:$src),
|
|
|
|
!strconcat(asm, "\t{$src, $dst|$dst, $src}"),
|
2010-06-25 20:22:12 +00:00
|
|
|
[(set RC:$dst, (ld_frag addr:$src))], d>;
|
|
|
|
}
|
|
|
|
|
2010-06-25 23:33:42 +00:00
|
|
|
defm VMOVAPS : sse12_mov_packed<0x28, VR128, f128mem, alignedloadv4f32,
|
2011-08-25 08:11:01 +00:00
|
|
|
"movaps", SSEPackedSingle>, TB, VEX;
|
2010-06-25 23:33:42 +00:00
|
|
|
defm VMOVAPD : sse12_mov_packed<0x28, VR128, f128mem, alignedloadv2f64,
|
2011-08-25 08:11:01 +00:00
|
|
|
"movapd", SSEPackedDouble>, TB, OpSize, VEX;
|
2010-06-25 23:33:42 +00:00
|
|
|
defm VMOVUPS : sse12_mov_packed<0x10, VR128, f128mem, loadv4f32,
|
2011-08-25 08:11:01 +00:00
|
|
|
"movups", SSEPackedSingle>, TB, VEX;
|
2010-06-25 23:33:42 +00:00
|
|
|
defm VMOVUPD : sse12_mov_packed<0x10, VR128, f128mem, loadv2f64,
|
2011-08-25 08:11:01 +00:00
|
|
|
"movupd", SSEPackedDouble, 0>, TB, OpSize, VEX;
|
2010-07-09 18:27:43 +00:00
|
|
|
|
|
|
|
defm VMOVAPSY : sse12_mov_packed<0x28, VR256, f256mem, alignedloadv8f32,
|
2011-08-25 08:11:01 +00:00
|
|
|
"movaps", SSEPackedSingle>, TB, VEX;
|
2010-07-09 18:27:43 +00:00
|
|
|
defm VMOVAPDY : sse12_mov_packed<0x28, VR256, f256mem, alignedloadv4f64,
|
2011-08-25 08:11:01 +00:00
|
|
|
"movapd", SSEPackedDouble>, TB, OpSize, VEX;
|
2010-07-09 18:27:43 +00:00
|
|
|
defm VMOVUPSY : sse12_mov_packed<0x10, VR256, f256mem, loadv8f32,
|
2011-08-25 08:11:01 +00:00
|
|
|
"movups", SSEPackedSingle>, TB, VEX;
|
2010-07-09 18:27:43 +00:00
|
|
|
defm VMOVUPDY : sse12_mov_packed<0x10, VR256, f256mem, loadv4f64,
|
2011-08-25 08:11:01 +00:00
|
|
|
"movupd", SSEPackedDouble, 0>, TB, OpSize, VEX;
|
2010-06-25 20:22:12 +00:00
|
|
|
defm MOVAPS : sse12_mov_packed<0x28, VR128, f128mem, alignedloadv4f32,
|
2010-06-25 23:33:42 +00:00
|
|
|
"movaps", SSEPackedSingle>, TB;
|
2010-06-25 20:22:12 +00:00
|
|
|
defm MOVAPD : sse12_mov_packed<0x28, VR128, f128mem, alignedloadv2f64,
|
2010-06-25 23:33:42 +00:00
|
|
|
"movapd", SSEPackedDouble>, TB, OpSize;
|
2010-06-25 20:22:12 +00:00
|
|
|
defm MOVUPS : sse12_mov_packed<0x10, VR128, f128mem, loadv4f32,
|
2010-06-25 23:33:42 +00:00
|
|
|
"movups", SSEPackedSingle>, TB;
|
2010-06-25 20:22:12 +00:00
|
|
|
defm MOVUPD : sse12_mov_packed<0x10, VR128, f128mem, loadv2f64,
|
2010-06-25 23:33:42 +00:00
|
|
|
"movupd", SSEPackedDouble, 0>, TB, OpSize;
|
2010-06-25 20:22:12 +00:00
|
|
|
|
2010-06-25 23:33:42 +00:00
|
|
|
def VMOVAPSmr : VPSI<0x29, MRMDestMem, (outs), (ins f128mem:$dst, VR128:$src),
|
|
|
|
"movaps\t{$src, $dst|$dst, $src}",
|
|
|
|
[(alignedstore (v4f32 VR128:$src), addr:$dst)]>, VEX;
|
|
|
|
def VMOVAPDmr : VPDI<0x29, MRMDestMem, (outs), (ins f128mem:$dst, VR128:$src),
|
|
|
|
"movapd\t{$src, $dst|$dst, $src}",
|
|
|
|
[(alignedstore (v2f64 VR128:$src), addr:$dst)]>, VEX;
|
|
|
|
def VMOVUPSmr : VPSI<0x11, MRMDestMem, (outs), (ins f128mem:$dst, VR128:$src),
|
|
|
|
"movups\t{$src, $dst|$dst, $src}",
|
|
|
|
[(store (v4f32 VR128:$src), addr:$dst)]>, VEX;
|
|
|
|
def VMOVUPDmr : VPDI<0x11, MRMDestMem, (outs), (ins f128mem:$dst, VR128:$src),
|
|
|
|
"movupd\t{$src, $dst|$dst, $src}",
|
|
|
|
[(store (v2f64 VR128:$src), addr:$dst)]>, VEX;
|
2010-07-09 18:27:43 +00:00
|
|
|
def VMOVAPSYmr : VPSI<0x29, MRMDestMem, (outs), (ins f256mem:$dst, VR256:$src),
|
|
|
|
"movaps\t{$src, $dst|$dst, $src}",
|
2011-09-13 19:33:03 +00:00
|
|
|
[(alignedstore256 (v8f32 VR256:$src), addr:$dst)]>, VEX;
|
2010-07-09 18:27:43 +00:00
|
|
|
def VMOVAPDYmr : VPDI<0x29, MRMDestMem, (outs), (ins f256mem:$dst, VR256:$src),
|
|
|
|
"movapd\t{$src, $dst|$dst, $src}",
|
2011-09-13 19:33:03 +00:00
|
|
|
[(alignedstore256 (v4f64 VR256:$src), addr:$dst)]>, VEX;
|
2010-07-09 18:27:43 +00:00
|
|
|
def VMOVUPSYmr : VPSI<0x11, MRMDestMem, (outs), (ins f256mem:$dst, VR256:$src),
|
|
|
|
"movups\t{$src, $dst|$dst, $src}",
|
|
|
|
[(store (v8f32 VR256:$src), addr:$dst)]>, VEX;
|
|
|
|
def VMOVUPDYmr : VPDI<0x11, MRMDestMem, (outs), (ins f256mem:$dst, VR256:$src),
|
|
|
|
"movupd\t{$src, $dst|$dst, $src}",
|
|
|
|
[(store (v4f64 VR256:$src), addr:$dst)]>, VEX;
|
2010-08-10 01:43:16 +00:00
|
|
|
|
2011-09-11 23:19:54 +00:00
|
|
|
// For disassembler
|
|
|
|
let isCodeGenOnly = 1 in {
|
|
|
|
def VMOVAPSrr_REV : VPSI<0x29, MRMDestReg, (outs VR128:$dst),
|
|
|
|
(ins VR128:$src),
|
|
|
|
"movaps\t{$src, $dst|$dst, $src}", []>, VEX;
|
|
|
|
def VMOVAPDrr_REV : VPDI<0x29, MRMDestReg, (outs VR128:$dst),
|
|
|
|
(ins VR128:$src),
|
|
|
|
"movapd\t{$src, $dst|$dst, $src}", []>, VEX;
|
|
|
|
def VMOVUPSrr_REV : VPSI<0x11, MRMDestReg, (outs VR128:$dst),
|
|
|
|
(ins VR128:$src),
|
|
|
|
"movups\t{$src, $dst|$dst, $src}", []>, VEX;
|
|
|
|
def VMOVUPDrr_REV : VPDI<0x11, MRMDestReg, (outs VR128:$dst),
|
|
|
|
(ins VR128:$src),
|
|
|
|
"movupd\t{$src, $dst|$dst, $src}", []>, VEX;
|
|
|
|
def VMOVAPSYrr_REV : VPSI<0x29, MRMDestReg, (outs VR256:$dst),
|
|
|
|
(ins VR256:$src),
|
|
|
|
"movaps\t{$src, $dst|$dst, $src}", []>, VEX;
|
|
|
|
def VMOVAPDYrr_REV : VPDI<0x29, MRMDestReg, (outs VR256:$dst),
|
|
|
|
(ins VR256:$src),
|
|
|
|
"movapd\t{$src, $dst|$dst, $src}", []>, VEX;
|
|
|
|
def VMOVUPSYrr_REV : VPSI<0x11, MRMDestReg, (outs VR256:$dst),
|
|
|
|
(ins VR256:$src),
|
|
|
|
"movups\t{$src, $dst|$dst, $src}", []>, VEX;
|
|
|
|
def VMOVUPDYrr_REV : VPDI<0x11, MRMDestReg, (outs VR256:$dst),
|
|
|
|
(ins VR256:$src),
|
|
|
|
"movupd\t{$src, $dst|$dst, $src}", []>, VEX;
|
|
|
|
}
|
|
|
|
|
2011-12-08 22:05:28 +00:00
|
|
|
let Predicates = [HasAVX] in {
|
|
|
|
def : Pat<(v8i32 (X86vzmovl
|
|
|
|
(insert_subvector undef, (v4i32 VR128:$src), (i32 0)))),
|
|
|
|
(SUBREG_TO_REG (i32 0), (VMOVAPSrr VR128:$src), sub_xmm)>;
|
2011-12-15 22:11:31 +00:00
|
|
|
def : Pat<(v4i64 (X86vzmovl
|
|
|
|
(insert_subvector undef, (v2i64 VR128:$src), (i32 0)))),
|
|
|
|
(SUBREG_TO_REG (i32 0), (VMOVAPSrr VR128:$src), sub_xmm)>;
|
2011-12-08 22:05:28 +00:00
|
|
|
def : Pat<(v8f32 (X86vzmovl
|
|
|
|
(insert_subvector undef, (v4f32 VR128:$src), (i32 0)))),
|
|
|
|
(SUBREG_TO_REG (i32 0), (VMOVAPSrr VR128:$src), sub_xmm)>;
|
|
|
|
def : Pat<(v4f64 (X86vzmovl
|
|
|
|
(insert_subvector undef, (v2f64 VR128:$src), (i32 0)))),
|
|
|
|
(SUBREG_TO_REG (i32 0), (VMOVAPSrr VR128:$src), sub_xmm)>;
|
|
|
|
}
|
|
|
|
|
|
|
|
|
2010-08-10 01:43:16 +00:00
|
|
|
def : Pat<(int_x86_avx_loadu_ps_256 addr:$src), (VMOVUPSYrm addr:$src)>;
|
|
|
|
def : Pat<(int_x86_avx_storeu_ps_256 addr:$dst, VR256:$src),
|
|
|
|
(VMOVUPSYmr addr:$dst, VR256:$src)>;
|
|
|
|
|
|
|
|
def : Pat<(int_x86_avx_loadu_pd_256 addr:$src), (VMOVUPDYrm addr:$src)>;
|
|
|
|
def : Pat<(int_x86_avx_storeu_pd_256 addr:$dst, VR256:$src),
|
|
|
|
(VMOVUPDYmr addr:$dst, VR256:$src)>;
|
|
|
|
|
2010-06-25 20:22:12 +00:00
|
|
|
def MOVAPSmr : PSI<0x29, MRMDestMem, (outs), (ins f128mem:$dst, VR128:$src),
|
|
|
|
"movaps\t{$src, $dst|$dst, $src}",
|
|
|
|
[(alignedstore (v4f32 VR128:$src), addr:$dst)]>;
|
|
|
|
def MOVAPDmr : PDI<0x29, MRMDestMem, (outs), (ins f128mem:$dst, VR128:$src),
|
|
|
|
"movapd\t{$src, $dst|$dst, $src}",
|
|
|
|
[(alignedstore (v2f64 VR128:$src), addr:$dst)]>;
|
|
|
|
def MOVUPSmr : PSI<0x11, MRMDestMem, (outs), (ins f128mem:$dst, VR128:$src),
|
|
|
|
"movups\t{$src, $dst|$dst, $src}",
|
|
|
|
[(store (v4f32 VR128:$src), addr:$dst)]>;
|
|
|
|
def MOVUPDmr : PDI<0x11, MRMDestMem, (outs), (ins f128mem:$dst, VR128:$src),
|
|
|
|
"movupd\t{$src, $dst|$dst, $src}",
|
|
|
|
[(store (v2f64 VR128:$src), addr:$dst)]>;
|
|
|
|
|
2011-09-11 23:19:54 +00:00
|
|
|
// For disassembler
|
|
|
|
let isCodeGenOnly = 1 in {
|
|
|
|
def MOVAPSrr_REV : PSI<0x29, MRMDestReg, (outs VR128:$dst), (ins VR128:$src),
|
|
|
|
"movaps\t{$src, $dst|$dst, $src}", []>;
|
|
|
|
def MOVAPDrr_REV : PDI<0x29, MRMDestReg, (outs VR128:$dst), (ins VR128:$src),
|
|
|
|
"movapd\t{$src, $dst|$dst, $src}", []>;
|
|
|
|
def MOVUPSrr_REV : PSI<0x11, MRMDestReg, (outs VR128:$dst), (ins VR128:$src),
|
|
|
|
"movups\t{$src, $dst|$dst, $src}", []>;
|
|
|
|
def MOVUPDrr_REV : PDI<0x11, MRMDestReg, (outs VR128:$dst), (ins VR128:$src),
|
|
|
|
"movupd\t{$src, $dst|$dst, $src}", []>;
|
|
|
|
}
|
|
|
|
|
2011-08-31 21:15:22 +00:00
|
|
|
let Predicates = [HasAVX] in {
|
|
|
|
def : Pat<(int_x86_sse_storeu_ps addr:$dst, VR128:$src),
|
|
|
|
(VMOVUPSmr addr:$dst, VR128:$src)>;
|
|
|
|
def : Pat<(int_x86_sse2_storeu_pd addr:$dst, VR128:$src),
|
|
|
|
(VMOVUPDmr addr:$dst, VR128:$src)>;
|
|
|
|
}
|
|
|
|
|
|
|
|
let Predicates = [HasSSE1] in
|
|
|
|
def : Pat<(int_x86_sse_storeu_ps addr:$dst, VR128:$src),
|
|
|
|
(MOVUPSmr addr:$dst, VR128:$src)>;
|
|
|
|
let Predicates = [HasSSE2] in
|
|
|
|
def : Pat<(int_x86_sse2_storeu_pd addr:$dst, VR128:$src),
|
|
|
|
(MOVUPDmr addr:$dst, VR128:$src)>;
|
2010-06-25 20:22:12 +00:00
|
|
|
|
2011-08-31 21:15:29 +00:00
|
|
|
// Use vmovaps/vmovups for AVX integer load/store.
|
|
|
|
let Predicates = [HasAVX] in {
|
|
|
|
// 128-bit load/store
|
|
|
|
def : Pat<(alignedloadv4i32 addr:$src),
|
|
|
|
(VMOVAPSrm addr:$src)>;
|
|
|
|
def : Pat<(loadv4i32 addr:$src),
|
|
|
|
(VMOVUPSrm addr:$src)>;
|
|
|
|
def : Pat<(alignedloadv2i64 addr:$src),
|
|
|
|
(VMOVAPSrm addr:$src)>;
|
|
|
|
def : Pat<(loadv2i64 addr:$src),
|
|
|
|
(VMOVUPSrm addr:$src)>;
|
|
|
|
|
|
|
|
def : Pat<(alignedstore (v2i64 VR128:$src), addr:$dst),
|
|
|
|
(VMOVAPSmr addr:$dst, VR128:$src)>;
|
|
|
|
def : Pat<(alignedstore (v4i32 VR128:$src), addr:$dst),
|
|
|
|
(VMOVAPSmr addr:$dst, VR128:$src)>;
|
|
|
|
def : Pat<(alignedstore (v8i16 VR128:$src), addr:$dst),
|
|
|
|
(VMOVAPSmr addr:$dst, VR128:$src)>;
|
|
|
|
def : Pat<(alignedstore (v16i8 VR128:$src), addr:$dst),
|
|
|
|
(VMOVAPSmr addr:$dst, VR128:$src)>;
|
|
|
|
def : Pat<(store (v2i64 VR128:$src), addr:$dst),
|
|
|
|
(VMOVUPSmr addr:$dst, VR128:$src)>;
|
|
|
|
def : Pat<(store (v4i32 VR128:$src), addr:$dst),
|
|
|
|
(VMOVUPSmr addr:$dst, VR128:$src)>;
|
|
|
|
def : Pat<(store (v8i16 VR128:$src), addr:$dst),
|
|
|
|
(VMOVUPSmr addr:$dst, VR128:$src)>;
|
|
|
|
def : Pat<(store (v16i8 VR128:$src), addr:$dst),
|
|
|
|
(VMOVUPSmr addr:$dst, VR128:$src)>;
|
|
|
|
|
|
|
|
// 256-bit load/store
|
|
|
|
def : Pat<(alignedloadv4i64 addr:$src),
|
|
|
|
(VMOVAPSYrm addr:$src)>;
|
|
|
|
def : Pat<(loadv4i64 addr:$src),
|
|
|
|
(VMOVUPSYrm addr:$src)>;
|
|
|
|
def : Pat<(alignedloadv8i32 addr:$src),
|
|
|
|
(VMOVAPSYrm addr:$src)>;
|
|
|
|
def : Pat<(loadv8i32 addr:$src),
|
|
|
|
(VMOVUPSYrm addr:$src)>;
|
2011-09-13 19:33:03 +00:00
|
|
|
def : Pat<(alignedstore256 (v4i64 VR256:$src), addr:$dst),
|
2011-08-31 21:15:29 +00:00
|
|
|
(VMOVAPSYmr addr:$dst, VR256:$src)>;
|
2011-09-13 19:33:03 +00:00
|
|
|
def : Pat<(alignedstore256 (v8i32 VR256:$src), addr:$dst),
|
2011-08-31 21:15:29 +00:00
|
|
|
(VMOVAPSYmr addr:$dst, VR256:$src)>;
|
2011-09-13 19:33:03 +00:00
|
|
|
def : Pat<(alignedstore256 (v16i16 VR256:$src), addr:$dst),
|
2011-08-31 21:15:29 +00:00
|
|
|
(VMOVAPSYmr addr:$dst, VR256:$src)>;
|
2011-09-13 19:33:03 +00:00
|
|
|
def : Pat<(alignedstore256 (v32i8 VR256:$src), addr:$dst),
|
2011-08-31 21:15:29 +00:00
|
|
|
(VMOVAPSYmr addr:$dst, VR256:$src)>;
|
|
|
|
def : Pat<(store (v4i64 VR256:$src), addr:$dst),
|
|
|
|
(VMOVUPSYmr addr:$dst, VR256:$src)>;
|
|
|
|
def : Pat<(store (v8i32 VR256:$src), addr:$dst),
|
|
|
|
(VMOVUPSYmr addr:$dst, VR256:$src)>;
|
|
|
|
def : Pat<(store (v16i16 VR256:$src), addr:$dst),
|
|
|
|
(VMOVUPSYmr addr:$dst, VR256:$src)>;
|
|
|
|
def : Pat<(store (v32i8 VR256:$src), addr:$dst),
|
|
|
|
(VMOVUPSYmr addr:$dst, VR256:$src)>;
|
|
|
|
}
|
|
|
|
|
2012-01-09 08:10:38 +00:00
|
|
|
// Use movaps / movups for SSE integer load / store (one byte shorter).
|
|
|
|
// The instructions selected below are then converted to MOVDQA/MOVDQU
|
|
|
|
// during the SSE domain pass.
|
|
|
|
let Predicates = [HasSSE1] in {
|
|
|
|
def : Pat<(alignedloadv4i32 addr:$src),
|
|
|
|
(MOVAPSrm addr:$src)>;
|
|
|
|
def : Pat<(loadv4i32 addr:$src),
|
|
|
|
(MOVUPSrm addr:$src)>;
|
|
|
|
def : Pat<(alignedloadv2i64 addr:$src),
|
|
|
|
(MOVAPSrm addr:$src)>;
|
|
|
|
def : Pat<(loadv2i64 addr:$src),
|
|
|
|
(MOVUPSrm addr:$src)>;
|
|
|
|
|
|
|
|
def : Pat<(alignedstore (v2i64 VR128:$src), addr:$dst),
|
|
|
|
(MOVAPSmr addr:$dst, VR128:$src)>;
|
|
|
|
def : Pat<(alignedstore (v4i32 VR128:$src), addr:$dst),
|
|
|
|
(MOVAPSmr addr:$dst, VR128:$src)>;
|
|
|
|
def : Pat<(alignedstore (v8i16 VR128:$src), addr:$dst),
|
|
|
|
(MOVAPSmr addr:$dst, VR128:$src)>;
|
|
|
|
def : Pat<(alignedstore (v16i8 VR128:$src), addr:$dst),
|
|
|
|
(MOVAPSmr addr:$dst, VR128:$src)>;
|
|
|
|
def : Pat<(store (v2i64 VR128:$src), addr:$dst),
|
|
|
|
(MOVUPSmr addr:$dst, VR128:$src)>;
|
|
|
|
def : Pat<(store (v4i32 VR128:$src), addr:$dst),
|
|
|
|
(MOVUPSmr addr:$dst, VR128:$src)>;
|
|
|
|
def : Pat<(store (v8i16 VR128:$src), addr:$dst),
|
|
|
|
(MOVUPSmr addr:$dst, VR128:$src)>;
|
|
|
|
def : Pat<(store (v16i8 VR128:$src), addr:$dst),
|
|
|
|
(MOVUPSmr addr:$dst, VR128:$src)>;
|
|
|
|
}
|
|
|
|
|
2011-09-03 00:46:47 +00:00
|
|
|
// Alias instruction to do FR32 or FR64 reg-to-reg copy using movaps. Upper
|
|
|
|
// bits are disregarded. FIXME: Set encoding to pseudo!
|
|
|
|
let neverHasSideEffects = 1 in {
|
|
|
|
def FsVMOVAPSrr : VPSI<0x28, MRMSrcReg, (outs FR32:$dst), (ins FR32:$src),
|
|
|
|
"movaps\t{$src, $dst|$dst, $src}", []>, VEX;
|
|
|
|
def FsVMOVAPDrr : VPDI<0x28, MRMSrcReg, (outs FR64:$dst), (ins FR64:$src),
|
|
|
|
"movapd\t{$src, $dst|$dst, $src}", []>, VEX;
|
2012-01-09 08:10:38 +00:00
|
|
|
def FsMOVAPSrr : PSI<0x28, MRMSrcReg, (outs FR32:$dst), (ins FR32:$src),
|
|
|
|
"movaps\t{$src, $dst|$dst, $src}", []>;
|
|
|
|
def FsMOVAPDrr : PDI<0x28, MRMSrcReg, (outs FR64:$dst), (ins FR64:$src),
|
|
|
|
"movapd\t{$src, $dst|$dst, $src}", []>;
|
2011-09-03 00:46:47 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
// Alias instruction to load FR32 or FR64 from f128mem using movaps. Upper
|
|
|
|
// bits are disregarded. FIXME: Set encoding to pseudo!
|
|
|
|
let canFoldAsLoad = 1, isReMaterializable = 1 in {
|
|
|
|
let isCodeGenOnly = 1 in {
|
|
|
|
def FsVMOVAPSrm : VPSI<0x28, MRMSrcMem, (outs FR32:$dst), (ins f128mem:$src),
|
|
|
|
"movaps\t{$src, $dst|$dst, $src}",
|
|
|
|
[(set FR32:$dst, (alignedloadfsf32 addr:$src))]>, VEX;
|
|
|
|
def FsVMOVAPDrm : VPDI<0x28, MRMSrcMem, (outs FR64:$dst), (ins f128mem:$src),
|
|
|
|
"movapd\t{$src, $dst|$dst, $src}",
|
|
|
|
[(set FR64:$dst, (alignedloadfsf64 addr:$src))]>, VEX;
|
|
|
|
}
|
2012-01-09 08:10:38 +00:00
|
|
|
def FsMOVAPSrm : PSI<0x28, MRMSrcMem, (outs FR32:$dst), (ins f128mem:$src),
|
|
|
|
"movaps\t{$src, $dst|$dst, $src}",
|
|
|
|
[(set FR32:$dst, (alignedloadfsf32 addr:$src))]>;
|
|
|
|
def FsMOVAPDrm : PDI<0x28, MRMSrcMem, (outs FR64:$dst), (ins f128mem:$src),
|
|
|
|
"movapd\t{$src, $dst|$dst, $src}",
|
|
|
|
[(set FR64:$dst, (alignedloadfsf64 addr:$src))]>;
|
2011-09-03 00:46:47 +00:00
|
|
|
}
|
|
|
|
|
2011-08-31 21:15:29 +00:00
|
|
|
//===----------------------------------------------------------------------===//
|
2011-08-31 21:15:32 +00:00
|
|
|
// SSE 1 & 2 - Move Low packed FP Instructions
|
2011-08-31 21:15:29 +00:00
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
2010-06-25 20:22:12 +00:00
|
|
|
multiclass sse12_mov_hilo_packed<bits<8>opc, RegisterClass RC,
|
|
|
|
PatFrag mov_frag, string base_opc,
|
|
|
|
string asm_opr> {
|
|
|
|
def PSrm : PI<opc, MRMSrcMem,
|
|
|
|
(outs VR128:$dst), (ins VR128:$src1, f64mem:$src2),
|
2010-10-05 23:58:18 +00:00
|
|
|
!strconcat(base_opc, "s", asm_opr),
|
2010-06-25 20:22:12 +00:00
|
|
|
[(set RC:$dst,
|
|
|
|
(mov_frag RC:$src1,
|
|
|
|
(bc_v4f32 (v2f64 (scalar_to_vector (loadf64 addr:$src2))))))],
|
|
|
|
SSEPackedSingle>, TB;
|
|
|
|
|
|
|
|
def PDrm : PI<opc, MRMSrcMem,
|
|
|
|
(outs RC:$dst), (ins RC:$src1, f64mem:$src2),
|
2010-10-05 23:58:18 +00:00
|
|
|
!strconcat(base_opc, "d", asm_opr),
|
2010-06-25 20:22:12 +00:00
|
|
|
[(set RC:$dst, (v2f64 (mov_frag RC:$src1,
|
|
|
|
(scalar_to_vector (loadf64 addr:$src2)))))],
|
|
|
|
SSEPackedDouble>, TB, OpSize;
|
|
|
|
}
|
|
|
|
|
2011-04-29 05:40:18 +00:00
|
|
|
let AddedComplexity = 20 in {
|
2010-06-25 23:33:42 +00:00
|
|
|
defm VMOVL : sse12_mov_hilo_packed<0x12, VR128, movlp, "movlp",
|
|
|
|
"\t{$src2, $src1, $dst|$dst, $src1, $src2}">, VEX_4V;
|
|
|
|
}
|
2010-06-25 20:22:12 +00:00
|
|
|
let Constraints = "$src1 = $dst", AddedComplexity = 20 in {
|
|
|
|
defm MOVL : sse12_mov_hilo_packed<0x12, VR128, movlp, "movlp",
|
|
|
|
"\t{$src2, $dst|$dst, $src2}">;
|
|
|
|
}
|
|
|
|
|
2010-06-25 23:33:42 +00:00
|
|
|
def VMOVLPSmr : VPSI<0x13, MRMDestMem, (outs), (ins f64mem:$dst, VR128:$src),
|
|
|
|
"movlps\t{$src, $dst|$dst, $src}",
|
|
|
|
[(store (f64 (vector_extract (bc_v2f64 (v4f32 VR128:$src)),
|
|
|
|
(iPTR 0))), addr:$dst)]>, VEX;
|
|
|
|
def VMOVLPDmr : VPDI<0x13, MRMDestMem, (outs), (ins f64mem:$dst, VR128:$src),
|
|
|
|
"movlpd\t{$src, $dst|$dst, $src}",
|
|
|
|
[(store (f64 (vector_extract (v2f64 VR128:$src),
|
|
|
|
(iPTR 0))), addr:$dst)]>, VEX;
|
2010-06-25 20:22:12 +00:00
|
|
|
def MOVLPSmr : PSI<0x13, MRMDestMem, (outs), (ins f64mem:$dst, VR128:$src),
|
|
|
|
"movlps\t{$src, $dst|$dst, $src}",
|
|
|
|
[(store (f64 (vector_extract (bc_v2f64 (v4f32 VR128:$src)),
|
|
|
|
(iPTR 0))), addr:$dst)]>;
|
|
|
|
def MOVLPDmr : PDI<0x13, MRMDestMem, (outs), (ins f64mem:$dst, VR128:$src),
|
|
|
|
"movlpd\t{$src, $dst|$dst, $src}",
|
|
|
|
[(store (f64 (vector_extract (v2f64 VR128:$src),
|
|
|
|
(iPTR 0))), addr:$dst)]>;
|
|
|
|
|
2011-08-31 21:15:32 +00:00
|
|
|
let Predicates = [HasAVX] in {
|
|
|
|
let AddedComplexity = 20 in {
|
|
|
|
// vector_shuffle v1, (load v2) <4, 5, 2, 3> using MOVLPS
|
|
|
|
def : Pat<(v4f32 (movlp VR128:$src1, (load addr:$src2))),
|
|
|
|
(VMOVLPSrm VR128:$src1, addr:$src2)>;
|
|
|
|
def : Pat<(v4i32 (movlp VR128:$src1, (load addr:$src2))),
|
|
|
|
(VMOVLPSrm VR128:$src1, addr:$src2)>;
|
|
|
|
// vector_shuffle v1, (load v2) <2, 1> using MOVLPS
|
|
|
|
def : Pat<(v2f64 (movlp VR128:$src1, (load addr:$src2))),
|
|
|
|
(VMOVLPDrm VR128:$src1, addr:$src2)>;
|
|
|
|
def : Pat<(v2i64 (movlp VR128:$src1, (load addr:$src2))),
|
|
|
|
(VMOVLPDrm VR128:$src1, addr:$src2)>;
|
|
|
|
}
|
|
|
|
|
|
|
|
// (store (vector_shuffle (load addr), v2, <4, 5, 2, 3>), addr) using MOVLPS
|
|
|
|
def : Pat<(store (v4f32 (movlp (load addr:$src1), VR128:$src2)), addr:$src1),
|
|
|
|
(VMOVLPSmr addr:$src1, VR128:$src2)>;
|
|
|
|
def : Pat<(store (v4i32 (movlp (bc_v4i32 (loadv2i64 addr:$src1)),
|
|
|
|
VR128:$src2)), addr:$src1),
|
|
|
|
(VMOVLPSmr addr:$src1, VR128:$src2)>;
|
|
|
|
|
|
|
|
// (store (vector_shuffle (load addr), v2, <2, 1>), addr) using MOVLPS
|
|
|
|
def : Pat<(store (v2f64 (movlp (load addr:$src1), VR128:$src2)), addr:$src1),
|
|
|
|
(VMOVLPDmr addr:$src1, VR128:$src2)>;
|
|
|
|
def : Pat<(store (v2i64 (movlp (load addr:$src1), VR128:$src2)), addr:$src1),
|
|
|
|
(VMOVLPDmr addr:$src1, VR128:$src2)>;
|
|
|
|
|
|
|
|
// Shuffle with VMOVLPS
|
|
|
|
def : Pat<(v4f32 (X86Movlps VR128:$src1, (load addr:$src2))),
|
|
|
|
(VMOVLPSrm VR128:$src1, addr:$src2)>;
|
|
|
|
def : Pat<(v4i32 (X86Movlps VR128:$src1, (load addr:$src2))),
|
|
|
|
(VMOVLPSrm VR128:$src1, addr:$src2)>;
|
|
|
|
def : Pat<(X86Movlps VR128:$src1,
|
|
|
|
(bc_v4f32 (v2f64 (scalar_to_vector (loadf64 addr:$src2))))),
|
|
|
|
(VMOVLPSrm VR128:$src1, addr:$src2)>;
|
|
|
|
|
|
|
|
// Shuffle with VMOVLPD
|
|
|
|
def : Pat<(v2f64 (X86Movlpd VR128:$src1, (load addr:$src2))),
|
|
|
|
(VMOVLPDrm VR128:$src1, addr:$src2)>;
|
|
|
|
def : Pat<(v2i64 (X86Movlpd VR128:$src1, (load addr:$src2))),
|
|
|
|
(VMOVLPDrm VR128:$src1, addr:$src2)>;
|
|
|
|
def : Pat<(v2f64 (X86Movlpd VR128:$src1,
|
|
|
|
(scalar_to_vector (loadf64 addr:$src2)))),
|
|
|
|
(VMOVLPDrm VR128:$src1, addr:$src2)>;
|
|
|
|
|
|
|
|
// Store patterns
|
|
|
|
def : Pat<(store (v4f32 (X86Movlps (load addr:$src1), VR128:$src2)),
|
|
|
|
addr:$src1),
|
|
|
|
(VMOVLPSmr addr:$src1, VR128:$src2)>;
|
|
|
|
def : Pat<(store (v4i32 (X86Movlps
|
|
|
|
(bc_v4i32 (loadv2i64 addr:$src1)), VR128:$src2)), addr:$src1),
|
|
|
|
(VMOVLPSmr addr:$src1, VR128:$src2)>;
|
|
|
|
def : Pat<(store (v2f64 (X86Movlpd (load addr:$src1), VR128:$src2)),
|
|
|
|
addr:$src1),
|
|
|
|
(VMOVLPDmr addr:$src1, VR128:$src2)>;
|
|
|
|
def : Pat<(store (v2i64 (X86Movlpd (load addr:$src1), VR128:$src2)),
|
|
|
|
addr:$src1),
|
|
|
|
(VMOVLPDmr addr:$src1, VR128:$src2)>;
|
|
|
|
}
|
|
|
|
|
|
|
|
let Predicates = [HasSSE1] in {
|
|
|
|
let AddedComplexity = 20 in {
|
|
|
|
// vector_shuffle v1, (load v2) <4, 5, 2, 3> using MOVLPS
|
|
|
|
def : Pat<(v4f32 (movlp VR128:$src1, (load addr:$src2))),
|
|
|
|
(MOVLPSrm VR128:$src1, addr:$src2)>;
|
|
|
|
def : Pat<(v4i32 (movlp VR128:$src1, (load addr:$src2))),
|
|
|
|
(MOVLPSrm VR128:$src1, addr:$src2)>;
|
|
|
|
}
|
|
|
|
|
|
|
|
// (store (vector_shuffle (load addr), v2, <4, 5, 2, 3>), addr) using MOVLPS
|
2011-11-08 00:31:58 +00:00
|
|
|
def : Pat<(store (i64 (vector_extract (bc_v2i64 (v4f32 VR128:$src2)),
|
|
|
|
(iPTR 0))), addr:$src1),
|
|
|
|
(MOVLPSmr addr:$src1, VR128:$src2)>;
|
2011-08-31 21:15:32 +00:00
|
|
|
def : Pat<(store (v4f32 (movlp (load addr:$src1), VR128:$src2)), addr:$src1),
|
|
|
|
(MOVLPSmr addr:$src1, VR128:$src2)>;
|
|
|
|
def : Pat<(store (v4i32 (movlp (bc_v4i32 (loadv2i64 addr:$src1)),
|
|
|
|
VR128:$src2)), addr:$src1),
|
|
|
|
(MOVLPSmr addr:$src1, VR128:$src2)>;
|
|
|
|
|
|
|
|
// Shuffle with MOVLPS
|
|
|
|
def : Pat<(v4f32 (X86Movlps VR128:$src1, (load addr:$src2))),
|
|
|
|
(MOVLPSrm VR128:$src1, addr:$src2)>;
|
|
|
|
def : Pat<(v4i32 (X86Movlps VR128:$src1, (load addr:$src2))),
|
|
|
|
(MOVLPSrm VR128:$src1, addr:$src2)>;
|
|
|
|
def : Pat<(X86Movlps VR128:$src1,
|
|
|
|
(bc_v4f32 (v2f64 (scalar_to_vector (loadf64 addr:$src2))))),
|
|
|
|
(MOVLPSrm VR128:$src1, addr:$src2)>;
|
2011-11-08 00:31:58 +00:00
|
|
|
def : Pat<(X86Movlps VR128:$src1,
|
|
|
|
(bc_v4f32 (v2i64 (scalar_to_vector (loadi64 addr:$src2))))),
|
|
|
|
(MOVLPSrm VR128:$src1, addr:$src2)>;
|
2011-08-31 21:15:32 +00:00
|
|
|
|
|
|
|
// Store patterns
|
|
|
|
def : Pat<(store (v4f32 (X86Movlps (load addr:$src1), VR128:$src2)),
|
|
|
|
addr:$src1),
|
|
|
|
(MOVLPSmr addr:$src1, VR128:$src2)>;
|
|
|
|
def : Pat<(store (v4i32 (X86Movlps
|
|
|
|
(bc_v4i32 (loadv2i64 addr:$src1)), VR128:$src2)),
|
|
|
|
addr:$src1),
|
|
|
|
(MOVLPSmr addr:$src1, VR128:$src2)>;
|
|
|
|
}
|
|
|
|
|
|
|
|
let Predicates = [HasSSE2] in {
|
|
|
|
let AddedComplexity = 20 in {
|
|
|
|
// vector_shuffle v1, (load v2) <2, 1> using MOVLPS
|
|
|
|
def : Pat<(v2f64 (movlp VR128:$src1, (load addr:$src2))),
|
|
|
|
(MOVLPDrm VR128:$src1, addr:$src2)>;
|
|
|
|
def : Pat<(v2i64 (movlp VR128:$src1, (load addr:$src2))),
|
|
|
|
(MOVLPDrm VR128:$src1, addr:$src2)>;
|
|
|
|
}
|
|
|
|
|
|
|
|
// (store (vector_shuffle (load addr), v2, <2, 1>), addr) using MOVLPS
|
|
|
|
def : Pat<(store (v2f64 (movlp (load addr:$src1), VR128:$src2)), addr:$src1),
|
|
|
|
(MOVLPDmr addr:$src1, VR128:$src2)>;
|
|
|
|
def : Pat<(store (v2i64 (movlp (load addr:$src1), VR128:$src2)), addr:$src1),
|
|
|
|
(MOVLPDmr addr:$src1, VR128:$src2)>;
|
|
|
|
|
|
|
|
// Shuffle with MOVLPD
|
|
|
|
def : Pat<(v2f64 (X86Movlpd VR128:$src1, (load addr:$src2))),
|
|
|
|
(MOVLPDrm VR128:$src1, addr:$src2)>;
|
|
|
|
def : Pat<(v2i64 (X86Movlpd VR128:$src1, (load addr:$src2))),
|
|
|
|
(MOVLPDrm VR128:$src1, addr:$src2)>;
|
|
|
|
def : Pat<(v2f64 (X86Movlpd VR128:$src1,
|
|
|
|
(scalar_to_vector (loadf64 addr:$src2)))),
|
|
|
|
(MOVLPDrm VR128:$src1, addr:$src2)>;
|
|
|
|
|
|
|
|
// Store patterns
|
|
|
|
def : Pat<(store (v2f64 (X86Movlpd (load addr:$src1), VR128:$src2)),
|
|
|
|
addr:$src1),
|
|
|
|
(MOVLPDmr addr:$src1, VR128:$src2)>;
|
|
|
|
def : Pat<(store (v2i64 (X86Movlpd (load addr:$src1), VR128:$src2)),
|
|
|
|
addr:$src1),
|
|
|
|
(MOVLPDmr addr:$src1, VR128:$src2)>;
|
|
|
|
}
|
|
|
|
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
// SSE 1 & 2 - Move Hi packed FP Instructions
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
|
|
|
let AddedComplexity = 20 in {
|
|
|
|
defm VMOVH : sse12_mov_hilo_packed<0x16, VR128, movlhps, "movhp",
|
|
|
|
"\t{$src2, $src1, $dst|$dst, $src1, $src2}">, VEX_4V;
|
|
|
|
}
|
|
|
|
let Constraints = "$src1 = $dst", AddedComplexity = 20 in {
|
|
|
|
defm MOVH : sse12_mov_hilo_packed<0x16, VR128, movlhps, "movhp",
|
|
|
|
"\t{$src2, $dst|$dst, $src2}">;
|
|
|
|
}
|
|
|
|
|
2010-06-25 20:22:12 +00:00
|
|
|
// v2f64 extract element 1 is always custom lowered to unpack high to low
|
|
|
|
// and extract element 0 so the non-store version isn't too horrible.
|
2010-06-25 23:33:42 +00:00
|
|
|
def VMOVHPSmr : VPSI<0x17, MRMDestMem, (outs), (ins f64mem:$dst, VR128:$src),
|
|
|
|
"movhps\t{$src, $dst|$dst, $src}",
|
|
|
|
[(store (f64 (vector_extract
|
|
|
|
(unpckh (bc_v2f64 (v4f32 VR128:$src)),
|
|
|
|
(undef)), (iPTR 0))), addr:$dst)]>,
|
|
|
|
VEX;
|
|
|
|
def VMOVHPDmr : VPDI<0x17, MRMDestMem, (outs), (ins f64mem:$dst, VR128:$src),
|
|
|
|
"movhpd\t{$src, $dst|$dst, $src}",
|
|
|
|
[(store (f64 (vector_extract
|
|
|
|
(v2f64 (unpckh VR128:$src, (undef))),
|
|
|
|
(iPTR 0))), addr:$dst)]>,
|
|
|
|
VEX;
|
2010-06-25 20:22:12 +00:00
|
|
|
def MOVHPSmr : PSI<0x17, MRMDestMem, (outs), (ins f64mem:$dst, VR128:$src),
|
|
|
|
"movhps\t{$src, $dst|$dst, $src}",
|
|
|
|
[(store (f64 (vector_extract
|
|
|
|
(unpckh (bc_v2f64 (v4f32 VR128:$src)),
|
|
|
|
(undef)), (iPTR 0))), addr:$dst)]>;
|
|
|
|
def MOVHPDmr : PDI<0x17, MRMDestMem, (outs), (ins f64mem:$dst, VR128:$src),
|
|
|
|
"movhpd\t{$src, $dst|$dst, $src}",
|
|
|
|
[(store (f64 (vector_extract
|
|
|
|
(v2f64 (unpckh VR128:$src, (undef))),
|
|
|
|
(iPTR 0))), addr:$dst)]>;
|
|
|
|
|
2011-08-31 21:15:32 +00:00
|
|
|
let Predicates = [HasAVX] in {
|
|
|
|
// VMOVHPS patterns
|
|
|
|
def : Pat<(movlhps VR128:$src1, (bc_v4i32 (v2i64 (X86vzload addr:$src2)))),
|
|
|
|
(VMOVHPSrm (v4i32 VR128:$src1), addr:$src2)>;
|
|
|
|
def : Pat<(X86Movlhps VR128:$src1,
|
|
|
|
(bc_v4f32 (v2f64 (scalar_to_vector (loadf64 addr:$src2))))),
|
|
|
|
(VMOVHPSrm VR128:$src1, addr:$src2)>;
|
2011-11-29 22:48:34 +00:00
|
|
|
def : Pat<(X86Movlhps VR128:$src1,
|
|
|
|
(bc_v4f32 (v2i64 (scalar_to_vector (loadi64 addr:$src2))))),
|
|
|
|
(VMOVHPSrm VR128:$src1, addr:$src2)>;
|
2011-08-31 21:15:32 +00:00
|
|
|
def : Pat<(X86Movlhps VR128:$src1,
|
|
|
|
(bc_v4i32 (v2i64 (X86vzload addr:$src2)))),
|
|
|
|
(VMOVHPSrm VR128:$src1, addr:$src2)>;
|
|
|
|
|
2011-12-06 08:21:25 +00:00
|
|
|
// FIXME: Instead of X86Unpckl, there should be a X86Movlhpd here, the problem
|
2011-12-21 20:59:09 +00:00
|
|
|
// is during lowering, where it's not possible to recognize the load fold
|
|
|
|
// cause it has two uses through a bitcast. One use disappears at isel time
|
|
|
|
// and the fold opportunity reappears.
|
2011-12-06 08:21:25 +00:00
|
|
|
def : Pat<(v2f64 (X86Unpckl VR128:$src1,
|
2011-08-31 21:15:32 +00:00
|
|
|
(scalar_to_vector (loadf64 addr:$src2)))),
|
|
|
|
(VMOVHPDrm VR128:$src1, addr:$src2)>;
|
|
|
|
|
|
|
|
// FIXME: This should be matched by a X86Movhpd instead. Same as above
|
|
|
|
def : Pat<(v2f64 (X86Movlhpd VR128:$src1,
|
|
|
|
(scalar_to_vector (loadf64 addr:$src2)))),
|
|
|
|
(VMOVHPDrm VR128:$src1, addr:$src2)>;
|
|
|
|
|
|
|
|
// Store patterns
|
|
|
|
def : Pat<(store (f64 (vector_extract
|
2012-01-09 08:10:38 +00:00
|
|
|
(X86Unpckh (bc_v2f64 (v4f32 VR128:$src)),
|
|
|
|
(bc_v2f64 (v4f32 VR128:$src))), (iPTR 0))), addr:$dst),
|
2011-08-31 21:15:32 +00:00
|
|
|
(VMOVHPSmr addr:$dst, VR128:$src)>;
|
|
|
|
def : Pat<(store (f64 (vector_extract
|
2012-01-02 08:46:48 +00:00
|
|
|
(v2f64 (X86Unpckh VR128:$src, VR128:$src)), (iPTR 0))), addr:$dst),
|
2011-08-31 21:15:32 +00:00
|
|
|
(VMOVHPDmr addr:$dst, VR128:$src)>;
|
|
|
|
}
|
|
|
|
|
|
|
|
let Predicates = [HasSSE1] in {
|
|
|
|
// MOVHPS patterns
|
|
|
|
def : Pat<(movlhps VR128:$src1, (bc_v4i32 (v2i64 (X86vzload addr:$src2)))),
|
|
|
|
(MOVHPSrm (v4i32 VR128:$src1), addr:$src2)>;
|
|
|
|
def : Pat<(X86Movlhps VR128:$src1,
|
|
|
|
(bc_v4f32 (v2f64 (scalar_to_vector (loadf64 addr:$src2))))),
|
|
|
|
(MOVHPSrm VR128:$src1, addr:$src2)>;
|
2011-11-29 22:48:34 +00:00
|
|
|
def : Pat<(X86Movlhps VR128:$src1,
|
|
|
|
(bc_v4f32 (v2i64 (scalar_to_vector (loadi64 addr:$src2))))),
|
|
|
|
(MOVHPSrm VR128:$src1, addr:$src2)>;
|
2011-08-31 21:15:32 +00:00
|
|
|
def : Pat<(X86Movlhps VR128:$src1,
|
|
|
|
(bc_v4f32 (v2i64 (X86vzload addr:$src2)))),
|
|
|
|
(MOVHPSrm VR128:$src1, addr:$src2)>;
|
|
|
|
|
|
|
|
// Store patterns
|
|
|
|
def : Pat<(store (f64 (vector_extract
|
2012-01-09 08:10:38 +00:00
|
|
|
(X86Unpckh (bc_v2f64 (v4f32 VR128:$src)),
|
|
|
|
(bc_v2f64 (v4f32 VR128:$src))), (iPTR 0))), addr:$dst),
|
2011-08-31 21:15:32 +00:00
|
|
|
(MOVHPSmr addr:$dst, VR128:$src)>;
|
|
|
|
}
|
|
|
|
|
|
|
|
let Predicates = [HasSSE2] in {
|
2011-12-06 08:21:25 +00:00
|
|
|
// FIXME: Instead of X86Unpckl, there should be a X86Movlhpd here, the problem
|
2011-12-21 20:59:09 +00:00
|
|
|
// is during lowering, where it's not possible to recognize the load fold
|
|
|
|
// cause it has two uses through a bitcast. One use disappears at isel time
|
|
|
|
// and the fold opportunity reappears.
|
2011-12-06 08:21:25 +00:00
|
|
|
def : Pat<(v2f64 (X86Unpckl VR128:$src1,
|
2011-08-31 21:15:32 +00:00
|
|
|
(scalar_to_vector (loadf64 addr:$src2)))),
|
|
|
|
(MOVHPDrm VR128:$src1, addr:$src2)>;
|
|
|
|
|
|
|
|
// FIXME: This should be matched by a X86Movhpd instead. Same as above
|
|
|
|
def : Pat<(v2f64 (X86Movlhpd VR128:$src1,
|
|
|
|
(scalar_to_vector (loadf64 addr:$src2)))),
|
|
|
|
(MOVHPDrm VR128:$src1, addr:$src2)>;
|
|
|
|
|
|
|
|
// Store patterns
|
|
|
|
def : Pat<(store (f64 (vector_extract
|
2012-01-02 08:46:48 +00:00
|
|
|
(v2f64 (X86Unpckh VR128:$src, VR128:$src)), (iPTR 0))),addr:$dst),
|
2011-08-31 21:15:32 +00:00
|
|
|
(MOVHPDmr addr:$dst, VR128:$src)>;
|
|
|
|
}
|
|
|
|
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
// SSE 1 & 2 - Move Low to High and High to Low packed FP Instructions
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
2011-04-29 05:40:18 +00:00
|
|
|
let AddedComplexity = 20 in {
|
2010-06-25 23:33:42 +00:00
|
|
|
def VMOVLHPSrr : VPSI<0x16, MRMSrcReg, (outs VR128:$dst),
|
|
|
|
(ins VR128:$src1, VR128:$src2),
|
|
|
|
"movlhps\t{$src2, $src1, $dst|$dst, $src1, $src2}",
|
|
|
|
[(set VR128:$dst,
|
|
|
|
(v4f32 (movlhps VR128:$src1, VR128:$src2)))]>,
|
|
|
|
VEX_4V;
|
|
|
|
def VMOVHLPSrr : VPSI<0x12, MRMSrcReg, (outs VR128:$dst),
|
|
|
|
(ins VR128:$src1, VR128:$src2),
|
|
|
|
"movhlps\t{$src2, $src1, $dst|$dst, $src1, $src2}",
|
|
|
|
[(set VR128:$dst,
|
|
|
|
(v4f32 (movhlps VR128:$src1, VR128:$src2)))]>,
|
|
|
|
VEX_4V;
|
|
|
|
}
|
2010-06-25 20:22:12 +00:00
|
|
|
let Constraints = "$src1 = $dst", AddedComplexity = 20 in {
|
|
|
|
def MOVLHPSrr : PSI<0x16, MRMSrcReg, (outs VR128:$dst),
|
|
|
|
(ins VR128:$src1, VR128:$src2),
|
|
|
|
"movlhps\t{$src2, $dst|$dst, $src2}",
|
|
|
|
[(set VR128:$dst,
|
|
|
|
(v4f32 (movlhps VR128:$src1, VR128:$src2)))]>;
|
|
|
|
def MOVHLPSrr : PSI<0x12, MRMSrcReg, (outs VR128:$dst),
|
|
|
|
(ins VR128:$src1, VR128:$src2),
|
|
|
|
"movhlps\t{$src2, $dst|$dst, $src2}",
|
|
|
|
[(set VR128:$dst,
|
|
|
|
(v4f32 (movhlps VR128:$src1, VR128:$src2)))]>;
|
|
|
|
}
|
|
|
|
|
2011-08-23 22:06:37 +00:00
|
|
|
let Predicates = [HasAVX] in {
|
|
|
|
// MOVLHPS patterns
|
|
|
|
let AddedComplexity = 20 in {
|
|
|
|
def : Pat<(v4f32 (movddup VR128:$src, (undef))),
|
|
|
|
(VMOVLHPSrr (v4f32 VR128:$src), (v4f32 VR128:$src))>;
|
|
|
|
def : Pat<(v2i64 (movddup VR128:$src, (undef))),
|
|
|
|
(VMOVLHPSrr (v2i64 VR128:$src), (v2i64 VR128:$src))>;
|
|
|
|
|
|
|
|
// vector_shuffle v1, v2 <0, 1, 4, 5> using MOVLHPS
|
|
|
|
def : Pat<(v4i32 (movlhps VR128:$src1, VR128:$src2)),
|
|
|
|
(VMOVLHPSrr VR128:$src1, VR128:$src2)>;
|
|
|
|
}
|
|
|
|
def : Pat<(v4f32 (X86Movlhps VR128:$src1, VR128:$src2)),
|
|
|
|
(VMOVLHPSrr VR128:$src1, VR128:$src2)>;
|
|
|
|
def : Pat<(v4i32 (X86Movlhps VR128:$src1, VR128:$src2)),
|
|
|
|
(VMOVLHPSrr VR128:$src1, VR128:$src2)>;
|
|
|
|
def : Pat<(v2i64 (X86Movlhps VR128:$src1, VR128:$src2)),
|
|
|
|
(VMOVLHPSrr (v2i64 VR128:$src1), VR128:$src2)>;
|
|
|
|
|
|
|
|
// MOVHLPS patterns
|
|
|
|
let AddedComplexity = 20 in {
|
|
|
|
// vector_shuffle v1, v2 <6, 7, 2, 3> using MOVHLPS
|
|
|
|
def : Pat<(v4i32 (movhlps VR128:$src1, VR128:$src2)),
|
|
|
|
(VMOVHLPSrr VR128:$src1, VR128:$src2)>;
|
|
|
|
|
|
|
|
// vector_shuffle v1, undef <2, ?, ?, ?> using MOVHLPS
|
|
|
|
def : Pat<(v4f32 (movhlps_undef VR128:$src1, (undef))),
|
|
|
|
(VMOVHLPSrr VR128:$src1, VR128:$src1)>;
|
|
|
|
def : Pat<(v4i32 (movhlps_undef VR128:$src1, (undef))),
|
|
|
|
(VMOVHLPSrr VR128:$src1, VR128:$src1)>;
|
|
|
|
}
|
2011-08-24 23:17:59 +00:00
|
|
|
|
|
|
|
def : Pat<(v4f32 (X86Movhlps VR128:$src1, VR128:$src2)),
|
|
|
|
(VMOVHLPSrr VR128:$src1, VR128:$src2)>;
|
|
|
|
def : Pat<(v4i32 (X86Movhlps VR128:$src1, VR128:$src2)),
|
|
|
|
(VMOVHLPSrr VR128:$src1, VR128:$src2)>;
|
2011-08-23 22:06:37 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
let Predicates = [HasSSE1] in {
|
|
|
|
// MOVLHPS patterns
|
|
|
|
let AddedComplexity = 20 in {
|
|
|
|
def : Pat<(v4f32 (movddup VR128:$src, (undef))),
|
|
|
|
(MOVLHPSrr (v4f32 VR128:$src), (v4f32 VR128:$src))>;
|
|
|
|
def : Pat<(v2i64 (movddup VR128:$src, (undef))),
|
|
|
|
(MOVLHPSrr (v2i64 VR128:$src), (v2i64 VR128:$src))>;
|
|
|
|
|
|
|
|
// vector_shuffle v1, v2 <0, 1, 4, 5> using MOVLHPS
|
|
|
|
def : Pat<(v4i32 (movlhps VR128:$src1, VR128:$src2)),
|
|
|
|
(MOVLHPSrr VR128:$src1, VR128:$src2)>;
|
|
|
|
}
|
|
|
|
def : Pat<(v4f32 (X86Movlhps VR128:$src1, VR128:$src2)),
|
|
|
|
(MOVLHPSrr VR128:$src1, VR128:$src2)>;
|
|
|
|
def : Pat<(v4i32 (X86Movlhps VR128:$src1, VR128:$src2)),
|
|
|
|
(MOVLHPSrr VR128:$src1, VR128:$src2)>;
|
|
|
|
def : Pat<(v2i64 (X86Movlhps VR128:$src1, VR128:$src2)),
|
|
|
|
(MOVLHPSrr (v2i64 VR128:$src1), VR128:$src2)>;
|
|
|
|
|
|
|
|
// MOVHLPS patterns
|
|
|
|
let AddedComplexity = 20 in {
|
|
|
|
// vector_shuffle v1, v2 <6, 7, 2, 3> using MOVHLPS
|
|
|
|
def : Pat<(v4i32 (movhlps VR128:$src1, VR128:$src2)),
|
|
|
|
(MOVHLPSrr VR128:$src1, VR128:$src2)>;
|
|
|
|
|
|
|
|
// vector_shuffle v1, undef <2, ?, ?, ?> using MOVHLPS
|
|
|
|
def : Pat<(v4f32 (movhlps_undef VR128:$src1, (undef))),
|
|
|
|
(MOVHLPSrr VR128:$src1, VR128:$src1)>;
|
|
|
|
def : Pat<(v4i32 (movhlps_undef VR128:$src1, (undef))),
|
|
|
|
(MOVHLPSrr VR128:$src1, VR128:$src1)>;
|
|
|
|
}
|
2011-08-24 23:17:59 +00:00
|
|
|
|
|
|
|
def : Pat<(v4f32 (X86Movhlps VR128:$src1, VR128:$src2)),
|
|
|
|
(MOVHLPSrr VR128:$src1, VR128:$src2)>;
|
|
|
|
def : Pat<(v4i32 (X86Movhlps VR128:$src1, VR128:$src2)),
|
|
|
|
(MOVHLPSrr VR128:$src1, VR128:$src2)>;
|
2010-06-25 20:22:12 +00:00
|
|
|
}
|
|
|
|
|
2010-06-22 18:09:32 +00:00
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
// SSE 1 & 2 - Conversion Instructions
|
|
|
|
//===----------------------------------------------------------------------===//
|
2010-02-28 00:17:42 +00:00
|
|
|
|
2010-06-25 18:06:22 +00:00
|
|
|
multiclass sse12_cvt_s<bits<8> opc, RegisterClass SrcRC, RegisterClass DstRC,
|
2010-06-24 22:22:21 +00:00
|
|
|
SDNode OpNode, X86MemOperand x86memop, PatFrag ld_frag,
|
|
|
|
string asm> {
|
|
|
|
def rr : SI<opc, MRMSrcReg, (outs DstRC:$dst), (ins SrcRC:$src), asm,
|
|
|
|
[(set DstRC:$dst, (OpNode SrcRC:$src))]>;
|
|
|
|
def rm : SI<opc, MRMSrcMem, (outs DstRC:$dst), (ins x86memop:$src), asm,
|
|
|
|
[(set DstRC:$dst, (OpNode (ld_frag addr:$src)))]>;
|
|
|
|
}
|
|
|
|
|
2011-09-16 23:41:29 +00:00
|
|
|
multiclass sse12_cvt_s_np<bits<8> opc, RegisterClass SrcRC, RegisterClass DstRC,
|
|
|
|
X86MemOperand x86memop, string asm> {
|
2012-01-10 06:30:56 +00:00
|
|
|
let neverHasSideEffects = 1 in {
|
2011-09-16 23:41:29 +00:00
|
|
|
def rr : SI<opc, MRMSrcReg, (outs DstRC:$dst), (ins SrcRC:$src), asm, []>;
|
|
|
|
let mayLoad = 1 in
|
|
|
|
def rm : SI<opc, MRMSrcMem, (outs DstRC:$dst), (ins x86memop:$src), asm, []>;
|
2012-01-10 06:30:56 +00:00
|
|
|
} // neverHasSideEffects = 1
|
2011-09-16 23:41:29 +00:00
|
|
|
}
|
|
|
|
|
2010-06-25 18:06:22 +00:00
|
|
|
multiclass sse12_cvt_p<bits<8> opc, RegisterClass SrcRC, RegisterClass DstRC,
|
|
|
|
SDNode OpNode, X86MemOperand x86memop, PatFrag ld_frag,
|
|
|
|
string asm, Domain d> {
|
|
|
|
def rr : PI<opc, MRMSrcReg, (outs DstRC:$dst), (ins SrcRC:$src), asm,
|
|
|
|
[(set DstRC:$dst, (OpNode SrcRC:$src))], d>;
|
|
|
|
def rm : PI<opc, MRMSrcMem, (outs DstRC:$dst), (ins x86memop:$src), asm,
|
|
|
|
[(set DstRC:$dst, (OpNode (ld_frag addr:$src)))], d>;
|
|
|
|
}
|
|
|
|
|
|
|
|
multiclass sse12_vcvt_avx<bits<8> opc, RegisterClass SrcRC, RegisterClass DstRC,
|
2010-07-21 21:37:59 +00:00
|
|
|
X86MemOperand x86memop, string asm> {
|
2012-01-10 06:30:56 +00:00
|
|
|
let neverHasSideEffects = 1 in {
|
2010-06-25 00:39:30 +00:00
|
|
|
def rr : SI<opc, MRMSrcReg, (outs DstRC:$dst), (ins DstRC:$src1, SrcRC:$src),
|
2010-07-21 21:37:59 +00:00
|
|
|
!strconcat(asm,"\t{$src, $src1, $dst|$dst, $src1, $src}"), []>;
|
2011-09-16 22:02:14 +00:00
|
|
|
let mayLoad = 1 in
|
2010-06-25 00:39:30 +00:00
|
|
|
def rm : SI<opc, MRMSrcMem, (outs DstRC:$dst),
|
2010-07-21 21:37:59 +00:00
|
|
|
(ins DstRC:$src1, x86memop:$src),
|
|
|
|
!strconcat(asm,"\t{$src, $src1, $dst|$dst, $src1, $src}"), []>;
|
2012-01-10 06:30:56 +00:00
|
|
|
} // neverHasSideEffects = 1
|
2010-06-25 00:39:30 +00:00
|
|
|
}
|
|
|
|
|
2010-07-30 19:54:33 +00:00
|
|
|
defm VCVTTSS2SI : sse12_cvt_s<0x2C, FR32, GR32, fp_to_sint, f32mem, loadf32,
|
2011-10-04 06:30:42 +00:00
|
|
|
"cvttss2si\t{$src, $dst|$dst, $src}">, XS, VEX,
|
|
|
|
VEX_LIG;
|
2010-07-30 19:54:33 +00:00
|
|
|
defm VCVTTSS2SI64 : sse12_cvt_s<0x2C, FR32, GR64, fp_to_sint, f32mem, loadf32,
|
|
|
|
"cvttss2si\t{$src, $dst|$dst, $src}">, XS, VEX,
|
2011-10-04 06:30:42 +00:00
|
|
|
VEX_W, VEX_LIG;
|
2010-07-30 19:54:33 +00:00
|
|
|
defm VCVTTSD2SI : sse12_cvt_s<0x2C, FR64, GR32, fp_to_sint, f64mem, loadf64,
|
2011-10-04 06:30:42 +00:00
|
|
|
"cvttsd2si\t{$src, $dst|$dst, $src}">, XD, VEX,
|
|
|
|
VEX_LIG;
|
2010-07-30 19:54:33 +00:00
|
|
|
defm VCVTTSD2SI64 : sse12_cvt_s<0x2C, FR64, GR64, fp_to_sint, f64mem, loadf64,
|
|
|
|
"cvttsd2si\t{$src, $dst|$dst, $src}">, XD,
|
2011-10-04 06:30:42 +00:00
|
|
|
VEX, VEX_W, VEX_LIG;
|
2010-07-21 21:37:59 +00:00
|
|
|
|
|
|
|
// The assembler can recognize rr 64-bit instructions by seeing a rxx
|
|
|
|
// register, but the same isn't true when only using memory operands,
|
|
|
|
// provide other assembly "l" and "q" forms to address this explicitly
|
|
|
|
// where appropriate to do so.
|
2010-07-30 19:54:33 +00:00
|
|
|
defm VCVTSI2SS : sse12_vcvt_avx<0x2A, GR32, FR32, i32mem, "cvtsi2ss">, XS,
|
2011-10-04 06:30:42 +00:00
|
|
|
VEX_4V, VEX_LIG;
|
2010-07-30 19:54:33 +00:00
|
|
|
defm VCVTSI2SS64 : sse12_vcvt_avx<0x2A, GR64, FR32, i64mem, "cvtsi2ss{q}">, XS,
|
2011-10-04 06:30:42 +00:00
|
|
|
VEX_4V, VEX_W, VEX_LIG;
|
2010-07-30 19:54:33 +00:00
|
|
|
defm VCVTSI2SD : sse12_vcvt_avx<0x2A, GR32, FR64, i32mem, "cvtsi2sd">, XD,
|
2011-10-04 06:30:42 +00:00
|
|
|
VEX_4V, VEX_LIG;
|
2010-07-30 19:54:33 +00:00
|
|
|
defm VCVTSI2SDL : sse12_vcvt_avx<0x2A, GR32, FR64, i32mem, "cvtsi2sd{l}">, XD,
|
2011-10-04 06:30:42 +00:00
|
|
|
VEX_4V, VEX_LIG;
|
2010-07-30 19:54:33 +00:00
|
|
|
defm VCVTSI2SD64 : sse12_vcvt_avx<0x2A, GR64, FR64, i64mem, "cvtsi2sd{q}">, XD,
|
2011-10-04 06:30:42 +00:00
|
|
|
VEX_4V, VEX_W, VEX_LIG;
|
2010-06-25 18:06:22 +00:00
|
|
|
|
2012-01-10 06:30:56 +00:00
|
|
|
let Predicates = [HasAVX], AddedComplexity = 1 in {
|
2011-07-16 00:50:20 +00:00
|
|
|
def : Pat<(f32 (sint_to_fp (loadi32 addr:$src))),
|
|
|
|
(VCVTSI2SSrm (f32 (IMPLICIT_DEF)), addr:$src)>;
|
|
|
|
def : Pat<(f32 (sint_to_fp (loadi64 addr:$src))),
|
|
|
|
(VCVTSI2SS64rm (f32 (IMPLICIT_DEF)), addr:$src)>;
|
|
|
|
def : Pat<(f64 (sint_to_fp (loadi32 addr:$src))),
|
|
|
|
(VCVTSI2SDrm (f64 (IMPLICIT_DEF)), addr:$src)>;
|
|
|
|
def : Pat<(f64 (sint_to_fp (loadi64 addr:$src))),
|
|
|
|
(VCVTSI2SD64rm (f64 (IMPLICIT_DEF)), addr:$src)>;
|
|
|
|
|
|
|
|
def : Pat<(f32 (sint_to_fp GR32:$src)),
|
|
|
|
(VCVTSI2SSrr (f32 (IMPLICIT_DEF)), GR32:$src)>;
|
|
|
|
def : Pat<(f32 (sint_to_fp GR64:$src)),
|
|
|
|
(VCVTSI2SS64rr (f32 (IMPLICIT_DEF)), GR64:$src)>;
|
|
|
|
def : Pat<(f64 (sint_to_fp GR32:$src)),
|
|
|
|
(VCVTSI2SDrr (f64 (IMPLICIT_DEF)), GR32:$src)>;
|
|
|
|
def : Pat<(f64 (sint_to_fp GR64:$src)),
|
|
|
|
(VCVTSI2SD64rr (f64 (IMPLICIT_DEF)), GR64:$src)>;
|
|
|
|
}
|
|
|
|
|
2010-06-25 18:06:22 +00:00
|
|
|
defm CVTTSS2SI : sse12_cvt_s<0x2C, FR32, GR32, fp_to_sint, f32mem, loadf32,
|
|
|
|
"cvttss2si\t{$src, $dst|$dst, $src}">, XS;
|
2010-07-30 19:54:33 +00:00
|
|
|
defm CVTTSS2SI64 : sse12_cvt_s<0x2C, FR32, GR64, fp_to_sint, f32mem, loadf32,
|
|
|
|
"cvttss2si{q}\t{$src, $dst|$dst, $src}">, XS, REX_W;
|
2010-06-25 18:06:22 +00:00
|
|
|
defm CVTTSD2SI : sse12_cvt_s<0x2C, FR64, GR32, fp_to_sint, f64mem, loadf64,
|
|
|
|
"cvttsd2si\t{$src, $dst|$dst, $src}">, XD;
|
2010-07-30 19:54:33 +00:00
|
|
|
defm CVTTSD2SI64 : sse12_cvt_s<0x2C, FR64, GR64, fp_to_sint, f64mem, loadf64,
|
|
|
|
"cvttsd2si{q}\t{$src, $dst|$dst, $src}">, XD, REX_W;
|
2010-06-25 18:06:22 +00:00
|
|
|
defm CVTSI2SS : sse12_cvt_s<0x2A, GR32, FR32, sint_to_fp, i32mem, loadi32,
|
2010-06-24 22:22:21 +00:00
|
|
|
"cvtsi2ss\t{$src, $dst|$dst, $src}">, XS;
|
2010-07-30 19:54:33 +00:00
|
|
|
defm CVTSI2SS64 : sse12_cvt_s<0x2A, GR64, FR32, sint_to_fp, i64mem, loadi64,
|
|
|
|
"cvtsi2ss{q}\t{$src, $dst|$dst, $src}">, XS, REX_W;
|
2010-06-25 18:06:22 +00:00
|
|
|
defm CVTSI2SD : sse12_cvt_s<0x2A, GR32, FR64, sint_to_fp, i32mem, loadi32,
|
2010-06-24 22:22:21 +00:00
|
|
|
"cvtsi2sd\t{$src, $dst|$dst, $src}">, XD;
|
2010-07-30 19:54:33 +00:00
|
|
|
defm CVTSI2SD64 : sse12_cvt_s<0x2A, GR64, FR64, sint_to_fp, i64mem, loadi64,
|
|
|
|
"cvtsi2sd{q}\t{$src, $dst|$dst, $src}">, XD, REX_W;
|
2007-05-02 23:11:52 +00:00
|
|
|
|
2010-06-25 18:06:22 +00:00
|
|
|
// Conversion Instructions Intrinsics - Match intrinsics which expect MM
|
|
|
|
// and/or XMM operand(s).
|
|
|
|
|
2010-06-24 23:37:07 +00:00
|
|
|
multiclass sse12_cvt_sint<bits<8> opc, RegisterClass SrcRC, RegisterClass DstRC,
|
|
|
|
Intrinsic Int, X86MemOperand x86memop, PatFrag ld_frag,
|
|
|
|
string asm> {
|
2010-07-30 19:54:33 +00:00
|
|
|
def rr : SI<opc, MRMSrcReg, (outs DstRC:$dst), (ins SrcRC:$src),
|
|
|
|
!strconcat(asm, "\t{$src, $dst|$dst, $src}"),
|
|
|
|
[(set DstRC:$dst, (Int SrcRC:$src))]>;
|
|
|
|
def rm : SI<opc, MRMSrcMem, (outs DstRC:$dst), (ins x86memop:$src),
|
|
|
|
!strconcat(asm, "\t{$src, $dst|$dst, $src}"),
|
|
|
|
[(set DstRC:$dst, (Int (ld_frag addr:$src)))]>;
|
2010-06-24 23:37:07 +00:00
|
|
|
}
|
|
|
|
|
2010-06-25 18:06:22 +00:00
|
|
|
multiclass sse12_cvt_sint_3addr<bits<8> opc, RegisterClass SrcRC,
|
|
|
|
RegisterClass DstRC, Intrinsic Int, X86MemOperand x86memop,
|
2010-07-30 19:54:33 +00:00
|
|
|
PatFrag ld_frag, string asm, bit Is2Addr = 1> {
|
2010-06-25 18:06:22 +00:00
|
|
|
def rr : SI<opc, MRMSrcReg, (outs DstRC:$dst), (ins DstRC:$src1, SrcRC:$src2),
|
2010-07-30 19:54:33 +00:00
|
|
|
!if(Is2Addr,
|
|
|
|
!strconcat(asm, "\t{$src2, $dst|$dst, $src2}"),
|
|
|
|
!strconcat(asm, "\t{$src2, $src1, $dst|$dst, $src1, $src2}")),
|
|
|
|
[(set DstRC:$dst, (Int DstRC:$src1, SrcRC:$src2))]>;
|
2010-06-25 18:06:22 +00:00
|
|
|
def rm : SI<opc, MRMSrcMem, (outs DstRC:$dst),
|
2010-07-30 19:54:33 +00:00
|
|
|
(ins DstRC:$src1, x86memop:$src2),
|
|
|
|
!if(Is2Addr,
|
|
|
|
!strconcat(asm, "\t{$src2, $dst|$dst, $src2}"),
|
|
|
|
!strconcat(asm, "\t{$src2, $src1, $dst|$dst, $src1, $src2}")),
|
2010-06-25 18:06:22 +00:00
|
|
|
[(set DstRC:$dst, (Int DstRC:$src1, (ld_frag addr:$src2)))]>;
|
|
|
|
}
|
|
|
|
|
2011-04-29 05:40:18 +00:00
|
|
|
defm Int_VCVTSD2SI : sse12_cvt_sint<0x2D, VR128, GR32, int_x86_sse2_cvtsd2si,
|
|
|
|
f128mem, load, "cvtsd2si">, XD, VEX;
|
|
|
|
defm Int_VCVTSD2SI64 : sse12_cvt_sint<0x2D, VR128, GR64,
|
|
|
|
int_x86_sse2_cvtsd2si64, f128mem, load, "cvtsd2si">,
|
|
|
|
XD, VEX, VEX_W;
|
|
|
|
|
|
|
|
// FIXME: The asm matcher has a hack to ignore instructions with _Int and Int_
|
|
|
|
// Get rid of this hack or rename the intrinsics, there are several
|
|
|
|
// intructions that only match with the intrinsic form, why create duplicates
|
|
|
|
// to let them be recognized by the assembler?
|
2011-09-16 23:41:29 +00:00
|
|
|
defm VCVTSD2SI : sse12_cvt_s_np<0x2D, FR64, GR32, f64mem,
|
2011-10-04 06:30:42 +00:00
|
|
|
"cvtsd2si\t{$src, $dst|$dst, $src}">, XD, VEX, VEX_LIG;
|
2011-09-16 23:41:29 +00:00
|
|
|
defm VCVTSD2SI64 : sse12_cvt_s_np<0x2D, FR64, GR64, f64mem,
|
2011-10-04 06:30:42 +00:00
|
|
|
"cvtsd2si\t{$src, $dst|$dst, $src}">, XD, VEX, VEX_W,
|
|
|
|
VEX_LIG;
|
2011-09-16 23:41:29 +00:00
|
|
|
|
2010-09-29 02:24:57 +00:00
|
|
|
defm CVTSD2SI : sse12_cvt_sint<0x2D, VR128, GR32, int_x86_sse2_cvtsd2si,
|
2010-09-29 04:55:40 +00:00
|
|
|
f128mem, load, "cvtsd2si{l}">, XD;
|
2010-09-29 02:24:57 +00:00
|
|
|
defm CVTSD2SI64 : sse12_cvt_sint<0x2D, VR128, GR64, int_x86_sse2_cvtsd2si64,
|
2010-09-29 04:55:40 +00:00
|
|
|
f128mem, load, "cvtsd2si{q}">, XD, REX_W;
|
2010-06-24 23:37:07 +00:00
|
|
|
|
2010-07-30 19:54:33 +00:00
|
|
|
|
2011-04-29 05:40:18 +00:00
|
|
|
defm Int_VCVTSI2SS : sse12_cvt_sint_3addr<0x2A, GR32, VR128,
|
|
|
|
int_x86_sse_cvtsi2ss, i32mem, loadi32, "cvtsi2ss", 0>, XS, VEX_4V;
|
|
|
|
defm Int_VCVTSI2SS64 : sse12_cvt_sint_3addr<0x2A, GR64, VR128,
|
|
|
|
int_x86_sse_cvtsi642ss, i64mem, loadi64, "cvtsi2ss", 0>, XS, VEX_4V,
|
|
|
|
VEX_W;
|
|
|
|
defm Int_VCVTSI2SD : sse12_cvt_sint_3addr<0x2A, GR32, VR128,
|
|
|
|
int_x86_sse2_cvtsi2sd, i32mem, loadi32, "cvtsi2sd", 0>, XD, VEX_4V;
|
|
|
|
defm Int_VCVTSI2SD64 : sse12_cvt_sint_3addr<0x2A, GR64, VR128,
|
|
|
|
int_x86_sse2_cvtsi642sd, i64mem, loadi64, "cvtsi2sd", 0>, XD,
|
|
|
|
VEX_4V, VEX_W;
|
2010-06-25 18:06:22 +00:00
|
|
|
|
|
|
|
let Constraints = "$src1 = $dst" in {
|
|
|
|
defm Int_CVTSI2SS : sse12_cvt_sint_3addr<0x2A, GR32, VR128,
|
|
|
|
int_x86_sse_cvtsi2ss, i32mem, loadi32,
|
2010-07-30 19:54:33 +00:00
|
|
|
"cvtsi2ss">, XS;
|
|
|
|
defm Int_CVTSI2SS64 : sse12_cvt_sint_3addr<0x2A, GR64, VR128,
|
|
|
|
int_x86_sse_cvtsi642ss, i64mem, loadi64,
|
|
|
|
"cvtsi2ss{q}">, XS, REX_W;
|
2010-06-25 18:06:22 +00:00
|
|
|
defm Int_CVTSI2SD : sse12_cvt_sint_3addr<0x2A, GR32, VR128,
|
|
|
|
int_x86_sse2_cvtsi2sd, i32mem, loadi32,
|
2010-07-30 19:54:33 +00:00
|
|
|
"cvtsi2sd">, XD;
|
|
|
|
defm Int_CVTSI2SD64 : sse12_cvt_sint_3addr<0x2A, GR64, VR128,
|
|
|
|
int_x86_sse2_cvtsi642sd, i64mem, loadi64,
|
|
|
|
"cvtsi2sd">, XD, REX_W;
|
2010-06-24 23:37:07 +00:00
|
|
|
}
|
2007-05-02 23:11:52 +00:00
|
|
|
|
2010-06-25 18:06:22 +00:00
|
|
|
/// SSE 1 Only
|
|
|
|
|
|
|
|
// Aliases for intrinsics
|
2010-07-30 19:54:33 +00:00
|
|
|
defm Int_VCVTTSS2SI : sse12_cvt_sint<0x2C, VR128, GR32, int_x86_sse_cvttss2si,
|
|
|
|
f32mem, load, "cvttss2si">, XS, VEX;
|
|
|
|
defm Int_VCVTTSS2SI64 : sse12_cvt_sint<0x2C, VR128, GR64,
|
|
|
|
int_x86_sse_cvttss2si64, f32mem, load,
|
|
|
|
"cvttss2si">, XS, VEX, VEX_W;
|
|
|
|
defm Int_VCVTTSD2SI : sse12_cvt_sint<0x2C, VR128, GR32, int_x86_sse2_cvttsd2si,
|
2010-10-28 00:35:54 +00:00
|
|
|
f128mem, load, "cvttsd2si">, XD, VEX;
|
2010-07-30 19:54:33 +00:00
|
|
|
defm Int_VCVTTSD2SI64 : sse12_cvt_sint<0x2C, VR128, GR64,
|
|
|
|
int_x86_sse2_cvttsd2si64, f128mem, load,
|
2010-10-28 00:35:54 +00:00
|
|
|
"cvttsd2si">, XD, VEX, VEX_W;
|
2010-06-25 18:06:22 +00:00
|
|
|
defm Int_CVTTSS2SI : sse12_cvt_sint<0x2C, VR128, GR32, int_x86_sse_cvttss2si,
|
2010-07-30 19:54:33 +00:00
|
|
|
f32mem, load, "cvttss2si">, XS;
|
|
|
|
defm Int_CVTTSS2SI64 : sse12_cvt_sint<0x2C, VR128, GR64,
|
|
|
|
int_x86_sse_cvttss2si64, f32mem, load,
|
|
|
|
"cvttss2si{q}">, XS, REX_W;
|
2010-06-25 18:06:22 +00:00
|
|
|
defm Int_CVTTSD2SI : sse12_cvt_sint<0x2C, VR128, GR32, int_x86_sse2_cvttsd2si,
|
2010-10-28 00:35:54 +00:00
|
|
|
f128mem, load, "cvttsd2si">, XD;
|
2010-07-30 19:54:33 +00:00
|
|
|
defm Int_CVTTSD2SI64 : sse12_cvt_sint<0x2C, VR128, GR64,
|
|
|
|
int_x86_sse2_cvttsd2si64, f128mem, load,
|
2010-10-28 00:35:54 +00:00
|
|
|
"cvttsd2si{q}">, XD, REX_W;
|
2010-06-25 18:06:22 +00:00
|
|
|
|
2011-04-29 05:40:18 +00:00
|
|
|
let Pattern = []<dag> in {
|
2010-07-21 21:37:59 +00:00
|
|
|
defm VCVTSS2SI : sse12_cvt_s<0x2D, FR32, GR32, undef, f32mem, load,
|
2011-10-04 06:30:42 +00:00
|
|
|
"cvtss2si{l}\t{$src, $dst|$dst, $src}">, XS,
|
|
|
|
VEX, VEX_LIG;
|
2010-07-21 21:37:59 +00:00
|
|
|
defm VCVTSS2SI64 : sse12_cvt_s<0x2D, FR32, GR64, undef, f32mem, load,
|
|
|
|
"cvtss2si\t{$src, $dst|$dst, $src}">, XS, VEX,
|
2011-10-04 06:30:42 +00:00
|
|
|
VEX_W, VEX_LIG;
|
2010-08-09 21:24:59 +00:00
|
|
|
defm VCVTDQ2PS : sse12_cvt_p<0x5B, VR128, VR128, undef, i128mem, load,
|
2010-07-21 21:37:59 +00:00
|
|
|
"cvtdq2ps\t{$src, $dst|$dst, $src}",
|
|
|
|
SSEPackedSingle>, TB, VEX;
|
2010-08-09 21:24:59 +00:00
|
|
|
defm VCVTDQ2PSY : sse12_cvt_p<0x5B, VR256, VR256, undef, i256mem, load,
|
2010-07-21 21:37:59 +00:00
|
|
|
"cvtdq2ps\t{$src, $dst|$dst, $src}",
|
|
|
|
SSEPackedSingle>, TB, VEX;
|
2010-06-25 23:47:23 +00:00
|
|
|
}
|
2011-08-11 02:52:36 +00:00
|
|
|
|
2010-06-25 18:06:22 +00:00
|
|
|
let Pattern = []<dag> in {
|
|
|
|
defm CVTSS2SI : sse12_cvt_s<0x2D, FR32, GR32, undef, f32mem, load /*dummy*/,
|
|
|
|
"cvtss2si{l}\t{$src, $dst|$dst, $src}">, XS;
|
2010-07-30 19:54:33 +00:00
|
|
|
defm CVTSS2SI64 : sse12_cvt_s<0x2D, FR32, GR64, undef, f32mem, load /*dummy*/,
|
|
|
|
"cvtss2si{q}\t{$src, $dst|$dst, $src}">, XS, REX_W;
|
2010-08-09 21:24:59 +00:00
|
|
|
defm CVTDQ2PS : sse12_cvt_p<0x5B, VR128, VR128, undef, i128mem, load /*dummy*/,
|
2010-06-25 18:06:22 +00:00
|
|
|
"cvtdq2ps\t{$src, $dst|$dst, $src}",
|
|
|
|
SSEPackedSingle>, TB; /* PD SSE3 form is avaiable */
|
|
|
|
}
|
2010-06-24 23:37:07 +00:00
|
|
|
|
2012-01-10 06:30:56 +00:00
|
|
|
let Predicates = [HasAVX] in {
|
2011-08-11 02:52:36 +00:00
|
|
|
def : Pat<(int_x86_sse_cvtss2si VR128:$src),
|
2012-01-10 06:30:56 +00:00
|
|
|
(VCVTSS2SIrr (EXTRACT_SUBREG (v4f32 VR128:$src), sub_ss))>;
|
2011-08-11 02:52:36 +00:00
|
|
|
def : Pat<(int_x86_sse_cvtss2si (load addr:$src)),
|
2012-01-10 06:30:56 +00:00
|
|
|
(VCVTSS2SIrm addr:$src)>;
|
2011-08-11 02:52:36 +00:00
|
|
|
def : Pat<(int_x86_sse_cvtss2si64 VR128:$src),
|
2012-01-10 06:30:56 +00:00
|
|
|
(VCVTSS2SI64rr (EXTRACT_SUBREG (v4f32 VR128:$src), sub_ss))>;
|
2011-08-11 02:52:36 +00:00
|
|
|
def : Pat<(int_x86_sse_cvtss2si64 (load addr:$src)),
|
2012-01-10 06:30:56 +00:00
|
|
|
(VCVTSS2SI64rm addr:$src)>;
|
2011-08-11 02:52:36 +00:00
|
|
|
}
|
|
|
|
|
2012-01-10 06:30:56 +00:00
|
|
|
let Predicates = [HasSSE1] in {
|
2011-08-11 02:52:36 +00:00
|
|
|
def : Pat<(int_x86_sse_cvtss2si VR128:$src),
|
2012-01-10 06:30:56 +00:00
|
|
|
(CVTSS2SIrr (EXTRACT_SUBREG (v4f32 VR128:$src), sub_ss))>;
|
2011-08-11 02:52:36 +00:00
|
|
|
def : Pat<(int_x86_sse_cvtss2si (load addr:$src)),
|
2012-01-10 06:30:56 +00:00
|
|
|
(CVTSS2SIrm addr:$src)>;
|
2011-08-11 02:52:36 +00:00
|
|
|
def : Pat<(int_x86_sse_cvtss2si64 VR128:$src),
|
2012-01-10 06:30:56 +00:00
|
|
|
(CVTSS2SI64rr (EXTRACT_SUBREG (v4f32 VR128:$src), sub_ss))>;
|
2011-08-11 02:52:36 +00:00
|
|
|
def : Pat<(int_x86_sse_cvtss2si64 (load addr:$src)),
|
2012-01-10 06:30:56 +00:00
|
|
|
(CVTSS2SI64rm addr:$src)>;
|
2011-08-11 02:52:36 +00:00
|
|
|
}
|
|
|
|
|
2010-06-25 20:29:27 +00:00
|
|
|
/// SSE 2 Only
|
|
|
|
|
2010-06-29 00:36:02 +00:00
|
|
|
// Convert scalar double to scalar single
|
|
|
|
def VCVTSD2SSrr : VSDI<0x5A, MRMSrcReg, (outs FR32:$dst),
|
|
|
|
(ins FR64:$src1, FR64:$src2),
|
|
|
|
"cvtsd2ss\t{$src2, $src1, $dst|$dst, $src1, $src2}", []>,
|
2011-10-04 06:30:42 +00:00
|
|
|
VEX_4V, VEX_LIG;
|
2011-09-16 23:41:29 +00:00
|
|
|
let mayLoad = 1 in
|
2010-06-29 00:36:02 +00:00
|
|
|
def VCVTSD2SSrm : I<0x5A, MRMSrcMem, (outs FR32:$dst),
|
|
|
|
(ins FR64:$src1, f64mem:$src2),
|
|
|
|
"vcvtsd2ss\t{$src2, $src1, $dst|$dst, $src1, $src2}",
|
2011-10-04 06:30:42 +00:00
|
|
|
[]>, XD, Requires<[HasAVX, OptForSize]>, VEX_4V, VEX_LIG;
|
2011-09-03 00:46:38 +00:00
|
|
|
|
2010-12-10 00:54:26 +00:00
|
|
|
def : Pat<(f32 (fround FR64:$src)), (VCVTSD2SSrr FR64:$src, FR64:$src)>,
|
2011-09-03 00:46:38 +00:00
|
|
|
Requires<[HasAVX]>;
|
2010-12-10 00:26:57 +00:00
|
|
|
|
2010-06-25 20:29:27 +00:00
|
|
|
def CVTSD2SSrr : SDI<0x5A, MRMSrcReg, (outs FR32:$dst), (ins FR64:$src),
|
|
|
|
"cvtsd2ss\t{$src, $dst|$dst, $src}",
|
|
|
|
[(set FR32:$dst, (fround FR64:$src))]>;
|
|
|
|
def CVTSD2SSrm : I<0x5A, MRMSrcMem, (outs FR32:$dst), (ins f64mem:$src),
|
|
|
|
"cvtsd2ss\t{$src, $dst|$dst, $src}",
|
|
|
|
[(set FR32:$dst, (fround (loadf64 addr:$src)))]>, XD,
|
|
|
|
Requires<[HasSSE2, OptForSize]>;
|
|
|
|
|
2010-06-29 00:36:02 +00:00
|
|
|
defm Int_VCVTSD2SS: sse12_cvt_sint_3addr<0x5A, VR128, VR128,
|
2010-07-30 19:54:33 +00:00
|
|
|
int_x86_sse2_cvtsd2ss, f64mem, load, "cvtsd2ss", 0>,
|
|
|
|
XS, VEX_4V;
|
2010-06-29 00:36:02 +00:00
|
|
|
let Constraints = "$src1 = $dst" in
|
|
|
|
defm Int_CVTSD2SS: sse12_cvt_sint_3addr<0x5A, VR128, VR128,
|
2010-07-30 19:54:33 +00:00
|
|
|
int_x86_sse2_cvtsd2ss, f64mem, load, "cvtsd2ss">, XS;
|
2010-06-29 00:36:02 +00:00
|
|
|
|
|
|
|
// Convert scalar single to scalar double
|
2011-04-29 05:40:18 +00:00
|
|
|
// SSE2 instructions with XS prefix
|
2010-06-29 00:36:02 +00:00
|
|
|
def VCVTSS2SDrr : I<0x5A, MRMSrcReg, (outs FR64:$dst),
|
|
|
|
(ins FR32:$src1, FR32:$src2),
|
|
|
|
"vcvtss2sd\t{$src2, $src1, $dst|$dst, $src1, $src2}",
|
2011-10-04 06:30:42 +00:00
|
|
|
[]>, XS, Requires<[HasAVX]>, VEX_4V, VEX_LIG;
|
2011-09-16 23:41:29 +00:00
|
|
|
let mayLoad = 1 in
|
2010-06-29 00:36:02 +00:00
|
|
|
def VCVTSS2SDrm : I<0x5A, MRMSrcMem, (outs FR64:$dst),
|
|
|
|
(ins FR32:$src1, f32mem:$src2),
|
|
|
|
"vcvtss2sd\t{$src2, $src1, $dst|$dst, $src1, $src2}",
|
2011-10-04 06:30:42 +00:00
|
|
|
[]>, XS, VEX_4V, VEX_LIG, Requires<[HasAVX, OptForSize]>;
|
2011-07-18 18:11:25 +00:00
|
|
|
|
|
|
|
let Predicates = [HasAVX] in {
|
|
|
|
def : Pat<(f64 (fextend FR32:$src)),
|
|
|
|
(VCVTSS2SDrr FR32:$src, FR32:$src)>;
|
|
|
|
def : Pat<(fextend (loadf32 addr:$src)),
|
|
|
|
(VCVTSS2SDrm (f32 (IMPLICIT_DEF)), addr:$src)>;
|
|
|
|
def : Pat<(extloadf32 addr:$src),
|
|
|
|
(VCVTSS2SDrm (f32 (IMPLICIT_DEF)), addr:$src)>;
|
|
|
|
}
|
2010-12-10 00:26:57 +00:00
|
|
|
|
2011-09-03 00:46:38 +00:00
|
|
|
def : Pat<(extloadf32 addr:$src),
|
|
|
|
(VCVTSS2SDrr (f32 (IMPLICIT_DEF)), (MOVSSrm addr:$src))>,
|
|
|
|
Requires<[HasAVX, OptForSpeed]>;
|
|
|
|
|
2010-06-25 20:29:27 +00:00
|
|
|
def CVTSS2SDrr : I<0x5A, MRMSrcReg, (outs FR64:$dst), (ins FR32:$src),
|
|
|
|
"cvtss2sd\t{$src, $dst|$dst, $src}",
|
|
|
|
[(set FR64:$dst, (fextend FR32:$src))]>, XS,
|
|
|
|
Requires<[HasSSE2]>;
|
|
|
|
def CVTSS2SDrm : I<0x5A, MRMSrcMem, (outs FR64:$dst), (ins f32mem:$src),
|
|
|
|
"cvtss2sd\t{$src, $dst|$dst, $src}",
|
|
|
|
[(set FR64:$dst, (extloadf32 addr:$src))]>, XS,
|
|
|
|
Requires<[HasSSE2, OptForSize]>;
|
|
|
|
|
2011-09-03 00:46:47 +00:00
|
|
|
// extload f32 -> f64. This matches load+fextend because we have a hack in
|
|
|
|
// the isel (PreprocessForFPConvert) that can introduce loads after dag
|
|
|
|
// combine.
|
|
|
|
// Since these loads aren't folded into the fextend, we have to match it
|
|
|
|
// explicitly here.
|
|
|
|
def : Pat<(fextend (loadf32 addr:$src)),
|
|
|
|
(CVTSS2SDrm addr:$src)>, Requires<[HasSSE2]>;
|
2011-09-03 00:46:38 +00:00
|
|
|
def : Pat<(extloadf32 addr:$src),
|
|
|
|
(CVTSS2SDrr (MOVSSrm addr:$src))>, Requires<[HasSSE2, OptForSpeed]>;
|
|
|
|
|
2010-06-29 00:36:02 +00:00
|
|
|
def Int_VCVTSS2SDrr: I<0x5A, MRMSrcReg,
|
|
|
|
(outs VR128:$dst), (ins VR128:$src1, VR128:$src2),
|
|
|
|
"vcvtss2sd\t{$src2, $src1, $dst|$dst, $src1, $src2}",
|
|
|
|
[(set VR128:$dst, (int_x86_sse2_cvtss2sd VR128:$src1,
|
|
|
|
VR128:$src2))]>, XS, VEX_4V,
|
2010-07-13 00:38:47 +00:00
|
|
|
Requires<[HasAVX]>;
|
2010-06-29 00:36:02 +00:00
|
|
|
def Int_VCVTSS2SDrm: I<0x5A, MRMSrcMem,
|
|
|
|
(outs VR128:$dst), (ins VR128:$src1, f32mem:$src2),
|
|
|
|
"vcvtss2sd\t{$src2, $src1, $dst|$dst, $src1, $src2}",
|
|
|
|
[(set VR128:$dst, (int_x86_sse2_cvtss2sd VR128:$src1,
|
|
|
|
(load addr:$src2)))]>, XS, VEX_4V,
|
2010-07-13 00:38:47 +00:00
|
|
|
Requires<[HasAVX]>;
|
2010-06-29 00:36:02 +00:00
|
|
|
let Constraints = "$src1 = $dst" in { // SSE2 instructions with XS prefix
|
|
|
|
def Int_CVTSS2SDrr: I<0x5A, MRMSrcReg,
|
|
|
|
(outs VR128:$dst), (ins VR128:$src1, VR128:$src2),
|
|
|
|
"cvtss2sd\t{$src2, $dst|$dst, $src2}",
|
|
|
|
[(set VR128:$dst, (int_x86_sse2_cvtss2sd VR128:$src1,
|
|
|
|
VR128:$src2))]>, XS,
|
|
|
|
Requires<[HasSSE2]>;
|
|
|
|
def Int_CVTSS2SDrm: I<0x5A, MRMSrcMem,
|
|
|
|
(outs VR128:$dst), (ins VR128:$src1, f32mem:$src2),
|
|
|
|
"cvtss2sd\t{$src2, $dst|$dst, $src2}",
|
|
|
|
[(set VR128:$dst, (int_x86_sse2_cvtss2sd VR128:$src1,
|
|
|
|
(load addr:$src2)))]>, XS,
|
|
|
|
Requires<[HasSSE2]>;
|
|
|
|
}
|
|
|
|
|
|
|
|
// Convert doubleword to packed single/double fp
|
2011-04-29 05:40:18 +00:00
|
|
|
// SSE2 instructions without OpSize prefix
|
2010-06-29 00:36:02 +00:00
|
|
|
def Int_VCVTDQ2PSrr : I<0x5B, MRMSrcReg, (outs VR128:$dst), (ins VR128:$src),
|
|
|
|
"vcvtdq2ps\t{$src, $dst|$dst, $src}",
|
|
|
|
[(set VR128:$dst, (int_x86_sse2_cvtdq2ps VR128:$src))]>,
|
2010-07-13 00:38:47 +00:00
|
|
|
TB, VEX, Requires<[HasAVX]>;
|
2010-06-29 00:36:02 +00:00
|
|
|
def Int_VCVTDQ2PSrm : I<0x5B, MRMSrcMem, (outs VR128:$dst), (ins i128mem:$src),
|
|
|
|
"vcvtdq2ps\t{$src, $dst|$dst, $src}",
|
|
|
|
[(set VR128:$dst, (int_x86_sse2_cvtdq2ps
|
|
|
|
(bitconvert (memopv2i64 addr:$src))))]>,
|
2010-07-13 00:38:47 +00:00
|
|
|
TB, VEX, Requires<[HasAVX]>;
|
2010-06-25 20:29:27 +00:00
|
|
|
def Int_CVTDQ2PSrr : I<0x5B, MRMSrcReg, (outs VR128:$dst), (ins VR128:$src),
|
|
|
|
"cvtdq2ps\t{$src, $dst|$dst, $src}",
|
|
|
|
[(set VR128:$dst, (int_x86_sse2_cvtdq2ps VR128:$src))]>,
|
|
|
|
TB, Requires<[HasSSE2]>;
|
|
|
|
def Int_CVTDQ2PSrm : I<0x5B, MRMSrcMem, (outs VR128:$dst), (ins i128mem:$src),
|
|
|
|
"cvtdq2ps\t{$src, $dst|$dst, $src}",
|
|
|
|
[(set VR128:$dst, (int_x86_sse2_cvtdq2ps
|
|
|
|
(bitconvert (memopv2i64 addr:$src))))]>,
|
|
|
|
TB, Requires<[HasSSE2]>;
|
|
|
|
|
2010-06-29 00:36:02 +00:00
|
|
|
// FIXME: why the non-intrinsic version is described as SSE3?
|
2011-04-29 05:40:18 +00:00
|
|
|
// SSE2 instructions with XS prefix
|
2010-06-29 00:36:02 +00:00
|
|
|
def Int_VCVTDQ2PDrr : I<0xE6, MRMSrcReg, (outs VR128:$dst), (ins VR128:$src),
|
|
|
|
"vcvtdq2pd\t{$src, $dst|$dst, $src}",
|
|
|
|
[(set VR128:$dst, (int_x86_sse2_cvtdq2pd VR128:$src))]>,
|
2010-07-13 00:38:47 +00:00
|
|
|
XS, VEX, Requires<[HasAVX]>;
|
2010-06-29 00:36:02 +00:00
|
|
|
def Int_VCVTDQ2PDrm : I<0xE6, MRMSrcMem, (outs VR128:$dst), (ins i64mem:$src),
|
|
|
|
"vcvtdq2pd\t{$src, $dst|$dst, $src}",
|
|
|
|
[(set VR128:$dst, (int_x86_sse2_cvtdq2pd
|
|
|
|
(bitconvert (memopv2i64 addr:$src))))]>,
|
2010-07-13 00:38:47 +00:00
|
|
|
XS, VEX, Requires<[HasAVX]>;
|
2010-06-25 20:29:27 +00:00
|
|
|
def Int_CVTDQ2PDrr : I<0xE6, MRMSrcReg, (outs VR128:$dst), (ins VR128:$src),
|
|
|
|
"cvtdq2pd\t{$src, $dst|$dst, $src}",
|
|
|
|
[(set VR128:$dst, (int_x86_sse2_cvtdq2pd VR128:$src))]>,
|
|
|
|
XS, Requires<[HasSSE2]>;
|
|
|
|
def Int_CVTDQ2PDrm : I<0xE6, MRMSrcMem, (outs VR128:$dst), (ins i64mem:$src),
|
|
|
|
"cvtdq2pd\t{$src, $dst|$dst, $src}",
|
|
|
|
[(set VR128:$dst, (int_x86_sse2_cvtdq2pd
|
|
|
|
(bitconvert (memopv2i64 addr:$src))))]>,
|
|
|
|
XS, Requires<[HasSSE2]>;
|
|
|
|
|
2010-08-09 21:24:59 +00:00
|
|
|
|
2010-06-29 00:36:02 +00:00
|
|
|
// Convert packed single/double fp to doubleword
|
|
|
|
def VCVTPS2DQrr : VPDI<0x5B, MRMSrcReg, (outs VR128:$dst), (ins VR128:$src),
|
2010-07-13 21:07:28 +00:00
|
|
|
"cvtps2dq\t{$src, $dst|$dst, $src}", []>, VEX;
|
2010-06-29 00:36:02 +00:00
|
|
|
def VCVTPS2DQrm : VPDI<0x5B, MRMSrcMem, (outs VR128:$dst), (ins f128mem:$src),
|
2010-07-13 21:07:28 +00:00
|
|
|
"cvtps2dq\t{$src, $dst|$dst, $src}", []>, VEX;
|
|
|
|
def VCVTPS2DQYrr : VPDI<0x5B, MRMSrcReg, (outs VR256:$dst), (ins VR256:$src),
|
|
|
|
"cvtps2dq\t{$src, $dst|$dst, $src}", []>, VEX;
|
|
|
|
def VCVTPS2DQYrm : VPDI<0x5B, MRMSrcMem, (outs VR256:$dst), (ins f256mem:$src),
|
|
|
|
"cvtps2dq\t{$src, $dst|$dst, $src}", []>, VEX;
|
2010-06-29 00:36:02 +00:00
|
|
|
def CVTPS2DQrr : PDI<0x5B, MRMSrcReg, (outs VR128:$dst), (ins VR128:$src),
|
|
|
|
"cvtps2dq\t{$src, $dst|$dst, $src}", []>;
|
|
|
|
def CVTPS2DQrm : PDI<0x5B, MRMSrcMem, (outs VR128:$dst), (ins f128mem:$src),
|
|
|
|
"cvtps2dq\t{$src, $dst|$dst, $src}", []>;
|
|
|
|
|
|
|
|
def Int_VCVTPS2DQrr : VPDI<0x5B, MRMSrcReg, (outs VR128:$dst), (ins VR128:$src),
|
|
|
|
"cvtps2dq\t{$src, $dst|$dst, $src}",
|
|
|
|
[(set VR128:$dst, (int_x86_sse2_cvtps2dq VR128:$src))]>,
|
|
|
|
VEX;
|
|
|
|
def Int_VCVTPS2DQrm : VPDI<0x5B, MRMSrcMem, (outs VR128:$dst),
|
|
|
|
(ins f128mem:$src),
|
|
|
|
"cvtps2dq\t{$src, $dst|$dst, $src}",
|
|
|
|
[(set VR128:$dst, (int_x86_sse2_cvtps2dq
|
|
|
|
(memop addr:$src)))]>, VEX;
|
2010-06-25 20:29:27 +00:00
|
|
|
def Int_CVTPS2DQrr : PDI<0x5B, MRMSrcReg, (outs VR128:$dst), (ins VR128:$src),
|
|
|
|
"cvtps2dq\t{$src, $dst|$dst, $src}",
|
|
|
|
[(set VR128:$dst, (int_x86_sse2_cvtps2dq VR128:$src))]>;
|
|
|
|
def Int_CVTPS2DQrm : PDI<0x5B, MRMSrcMem, (outs VR128:$dst), (ins f128mem:$src),
|
|
|
|
"cvtps2dq\t{$src, $dst|$dst, $src}",
|
|
|
|
[(set VR128:$dst, (int_x86_sse2_cvtps2dq
|
|
|
|
(memop addr:$src)))]>;
|
2010-06-29 00:36:02 +00:00
|
|
|
|
2011-04-29 05:40:18 +00:00
|
|
|
// SSE2 packed instructions with XD prefix
|
2010-06-29 00:36:02 +00:00
|
|
|
def Int_VCVTPD2DQrr : I<0xE6, MRMSrcReg, (outs VR128:$dst), (ins VR128:$src),
|
|
|
|
"vcvtpd2dq\t{$src, $dst|$dst, $src}",
|
|
|
|
[(set VR128:$dst, (int_x86_sse2_cvtpd2dq VR128:$src))]>,
|
2010-07-13 00:38:47 +00:00
|
|
|
XD, VEX, Requires<[HasAVX]>;
|
2010-06-29 00:36:02 +00:00
|
|
|
def Int_VCVTPD2DQrm : I<0xE6, MRMSrcMem, (outs VR128:$dst), (ins f128mem:$src),
|
|
|
|
"vcvtpd2dq\t{$src, $dst|$dst, $src}",
|
|
|
|
[(set VR128:$dst, (int_x86_sse2_cvtpd2dq
|
|
|
|
(memop addr:$src)))]>,
|
2010-07-13 00:38:47 +00:00
|
|
|
XD, VEX, Requires<[HasAVX]>;
|
2010-06-29 00:36:02 +00:00
|
|
|
def Int_CVTPD2DQrr : I<0xE6, MRMSrcReg, (outs VR128:$dst), (ins VR128:$src),
|
|
|
|
"cvtpd2dq\t{$src, $dst|$dst, $src}",
|
|
|
|
[(set VR128:$dst, (int_x86_sse2_cvtpd2dq VR128:$src))]>,
|
|
|
|
XD, Requires<[HasSSE2]>;
|
|
|
|
def Int_CVTPD2DQrm : I<0xE6, MRMSrcMem, (outs VR128:$dst), (ins f128mem:$src),
|
|
|
|
"cvtpd2dq\t{$src, $dst|$dst, $src}",
|
|
|
|
[(set VR128:$dst, (int_x86_sse2_cvtpd2dq
|
|
|
|
(memop addr:$src)))]>,
|
|
|
|
XD, Requires<[HasSSE2]>;
|
|
|
|
|
|
|
|
|
|
|
|
// Convert with truncation packed single/double fp to doubleword
|
2011-04-29 05:40:18 +00:00
|
|
|
// SSE2 packed instructions with XS prefix
|
2012-01-10 06:30:56 +00:00
|
|
|
let neverHasSideEffects = 1 in {
|
2010-06-29 00:36:02 +00:00
|
|
|
def VCVTTPS2DQrr : VSSI<0x5B, MRMSrcReg, (outs VR128:$dst), (ins VR128:$src),
|
|
|
|
"cvttps2dq\t{$src, $dst|$dst, $src}", []>, VEX;
|
2011-09-16 23:41:29 +00:00
|
|
|
let mayLoad = 1 in
|
2010-06-29 00:36:02 +00:00
|
|
|
def VCVTTPS2DQrm : VSSI<0x5B, MRMSrcMem, (outs VR128:$dst), (ins f128mem:$src),
|
|
|
|
"cvttps2dq\t{$src, $dst|$dst, $src}", []>, VEX;
|
2010-07-13 21:07:28 +00:00
|
|
|
def VCVTTPS2DQYrr : VSSI<0x5B, MRMSrcReg, (outs VR256:$dst), (ins VR256:$src),
|
|
|
|
"cvttps2dq\t{$src, $dst|$dst, $src}", []>, VEX;
|
2011-09-16 23:41:29 +00:00
|
|
|
let mayLoad = 1 in
|
2010-07-13 21:07:28 +00:00
|
|
|
def VCVTTPS2DQYrm : VSSI<0x5B, MRMSrcMem, (outs VR256:$dst), (ins f256mem:$src),
|
|
|
|
"cvttps2dq\t{$src, $dst|$dst, $src}", []>, VEX;
|
2012-01-10 06:30:56 +00:00
|
|
|
} // neverHasSideEffects = 1
|
2010-06-25 20:29:27 +00:00
|
|
|
|
2010-06-29 00:36:02 +00:00
|
|
|
def Int_VCVTTPS2DQrr : I<0x5B, MRMSrcReg, (outs VR128:$dst), (ins VR128:$src),
|
|
|
|
"vcvttps2dq\t{$src, $dst|$dst, $src}",
|
|
|
|
[(set VR128:$dst,
|
|
|
|
(int_x86_sse2_cvttps2dq VR128:$src))]>,
|
2010-07-13 00:38:47 +00:00
|
|
|
XS, VEX, Requires<[HasAVX]>;
|
2010-06-29 00:36:02 +00:00
|
|
|
def Int_VCVTTPS2DQrm : I<0x5B, MRMSrcMem, (outs VR128:$dst), (ins f128mem:$src),
|
|
|
|
"vcvttps2dq\t{$src, $dst|$dst, $src}",
|
|
|
|
[(set VR128:$dst, (int_x86_sse2_cvttps2dq
|
|
|
|
(memop addr:$src)))]>,
|
2010-07-13 00:38:47 +00:00
|
|
|
XS, VEX, Requires<[HasAVX]>;
|
2010-06-25 20:29:27 +00:00
|
|
|
|
2012-01-10 06:30:56 +00:00
|
|
|
def CVTTPS2DQrr : SSI<0x5B, MRMSrcReg, (outs VR128:$dst), (ins VR128:$src),
|
|
|
|
"cvttps2dq\t{$src, $dst|$dst, $src}",
|
|
|
|
[(set VR128:$dst,
|
|
|
|
(int_x86_sse2_cvttps2dq VR128:$src))]>;
|
|
|
|
def CVTTPS2DQrm : SSI<0x5B, MRMSrcMem, (outs VR128:$dst), (ins f128mem:$src),
|
|
|
|
"cvttps2dq\t{$src, $dst|$dst, $src}",
|
|
|
|
[(set VR128:$dst,
|
|
|
|
(int_x86_sse2_cvttps2dq (memop addr:$src)))]>;
|
2011-09-03 00:46:38 +00:00
|
|
|
|
|
|
|
let Predicates = [HasAVX] in {
|
|
|
|
def : Pat<(v4f32 (sint_to_fp (v4i32 VR128:$src))),
|
|
|
|
(Int_VCVTDQ2PSrr VR128:$src)>;
|
|
|
|
def : Pat<(v4i32 (fp_to_sint (v4f32 VR128:$src))),
|
|
|
|
(VCVTTPS2DQrr VR128:$src)>;
|
|
|
|
def : Pat<(v8f32 (sint_to_fp (v8i32 VR256:$src))),
|
|
|
|
(VCVTDQ2PSYrr VR256:$src)>;
|
|
|
|
def : Pat<(v8i32 (fp_to_sint (v8f32 VR256:$src))),
|
|
|
|
(VCVTTPS2DQYrr VR256:$src)>;
|
|
|
|
}
|
2011-07-28 01:26:39 +00:00
|
|
|
|
2012-01-10 06:30:56 +00:00
|
|
|
let Predicates = [HasSSE2] in {
|
|
|
|
def : Pat<(v4f32 (sint_to_fp (v4i32 VR128:$src))),
|
|
|
|
(Int_CVTDQ2PSrr VR128:$src)>;
|
|
|
|
def : Pat<(v4i32 (fp_to_sint (v4f32 VR128:$src))),
|
|
|
|
(CVTTPS2DQrr VR128:$src)>;
|
|
|
|
}
|
|
|
|
|
2011-09-14 02:36:58 +00:00
|
|
|
def VCVTTPD2DQrr : VPDI<0xE6, MRMSrcReg, (outs VR128:$dst), (ins VR128:$src),
|
|
|
|
"cvttpd2dq\t{$src, $dst|$dst, $src}",
|
|
|
|
[(set VR128:$dst,
|
|
|
|
(int_x86_sse2_cvttpd2dq VR128:$src))]>, VEX;
|
|
|
|
let isCodeGenOnly = 1 in
|
|
|
|
def VCVTTPD2DQrm : VPDI<0xE6, MRMSrcMem, (outs VR128:$dst), (ins f128mem:$src),
|
|
|
|
"cvttpd2dq\t{$src, $dst|$dst, $src}",
|
|
|
|
[(set VR128:$dst, (int_x86_sse2_cvttpd2dq
|
|
|
|
(memop addr:$src)))]>, VEX;
|
2010-09-29 02:36:32 +00:00
|
|
|
def CVTTPD2DQrr : PDI<0xE6, MRMSrcReg, (outs VR128:$dst), (ins VR128:$src),
|
|
|
|
"cvttpd2dq\t{$src, $dst|$dst, $src}",
|
|
|
|
[(set VR128:$dst, (int_x86_sse2_cvttpd2dq VR128:$src))]>;
|
|
|
|
def CVTTPD2DQrm : PDI<0xE6, MRMSrcMem, (outs VR128:$dst),(ins f128mem:$src),
|
|
|
|
"cvttpd2dq\t{$src, $dst|$dst, $src}",
|
|
|
|
[(set VR128:$dst, (int_x86_sse2_cvttpd2dq
|
|
|
|
(memop addr:$src)))]>;
|
2010-06-25 20:29:27 +00:00
|
|
|
|
2010-07-13 21:07:28 +00:00
|
|
|
// The assembler can recognize rr 256-bit instructions by seeing a ymm
|
|
|
|
// register, but the same isn't true when using memory operands instead.
|
|
|
|
// Provide other assembly rr and rm forms to address this explicitly.
|
|
|
|
def VCVTTPD2DQXrYr : VPDI<0xE6, MRMSrcReg, (outs VR128:$dst), (ins VR256:$src),
|
|
|
|
"cvttpd2dq\t{$src, $dst|$dst, $src}", []>, VEX;
|
|
|
|
|
|
|
|
// XMM only
|
|
|
|
def VCVTTPD2DQXrr : VPDI<0xE6, MRMSrcReg, (outs VR128:$dst), (ins VR128:$src),
|
|
|
|
"cvttpd2dqx\t{$src, $dst|$dst, $src}", []>, VEX;
|
|
|
|
def VCVTTPD2DQXrm : VPDI<0xE6, MRMSrcMem, (outs VR128:$dst), (ins f128mem:$src),
|
|
|
|
"cvttpd2dqx\t{$src, $dst|$dst, $src}", []>, VEX;
|
|
|
|
|
|
|
|
// YMM only
|
|
|
|
def VCVTTPD2DQYrr : VPDI<0xE6, MRMSrcReg, (outs VR128:$dst), (ins VR256:$src),
|
|
|
|
"cvttpd2dqy\t{$src, $dst|$dst, $src}", []>, VEX;
|
|
|
|
def VCVTTPD2DQYrm : VPDI<0xE6, MRMSrcMem, (outs VR128:$dst), (ins f256mem:$src),
|
|
|
|
"cvttpd2dqy\t{$src, $dst|$dst, $src}", []>, VEX, VEX_L;
|
|
|
|
|
2010-06-29 00:36:02 +00:00
|
|
|
// Convert packed single to packed double
|
2011-04-29 05:40:18 +00:00
|
|
|
let Predicates = [HasAVX] in {
|
2010-07-13 21:07:28 +00:00
|
|
|
// SSE2 instructions without OpSize prefix
|
2010-06-29 00:36:02 +00:00
|
|
|
def VCVTPS2PDrr : I<0x5A, MRMSrcReg, (outs VR128:$dst), (ins VR128:$src),
|
2011-08-25 06:57:46 +00:00
|
|
|
"vcvtps2pd\t{$src, $dst|$dst, $src}", []>, TB, VEX;
|
2010-06-29 00:36:02 +00:00
|
|
|
def VCVTPS2PDrm : I<0x5A, MRMSrcMem, (outs VR128:$dst), (ins f64mem:$src),
|
2011-08-25 06:57:46 +00:00
|
|
|
"vcvtps2pd\t{$src, $dst|$dst, $src}", []>, TB, VEX;
|
2010-07-13 21:07:28 +00:00
|
|
|
def VCVTPS2PDYrr : I<0x5A, MRMSrcReg, (outs VR256:$dst), (ins VR128:$src),
|
2011-08-25 06:57:46 +00:00
|
|
|
"vcvtps2pd\t{$src, $dst|$dst, $src}", []>, TB, VEX;
|
2010-07-13 21:07:28 +00:00
|
|
|
def VCVTPS2PDYrm : I<0x5A, MRMSrcMem, (outs VR256:$dst), (ins f128mem:$src),
|
2011-08-25 06:57:46 +00:00
|
|
|
"vcvtps2pd\t{$src, $dst|$dst, $src}", []>, TB, VEX;
|
2010-06-29 00:36:02 +00:00
|
|
|
}
|
2010-06-25 20:29:27 +00:00
|
|
|
def CVTPS2PDrr : I<0x5A, MRMSrcReg, (outs VR128:$dst), (ins VR128:$src),
|
|
|
|
"cvtps2pd\t{$src, $dst|$dst, $src}", []>, TB;
|
|
|
|
def CVTPS2PDrm : I<0x5A, MRMSrcMem, (outs VR128:$dst), (ins f64mem:$src),
|
|
|
|
"cvtps2pd\t{$src, $dst|$dst, $src}", []>, TB;
|
|
|
|
|
2010-06-29 00:36:02 +00:00
|
|
|
def Int_VCVTPS2PDrr : I<0x5A, MRMSrcReg, (outs VR128:$dst), (ins VR128:$src),
|
2010-07-30 19:54:33 +00:00
|
|
|
"vcvtps2pd\t{$src, $dst|$dst, $src}",
|
2010-06-29 00:36:02 +00:00
|
|
|
[(set VR128:$dst, (int_x86_sse2_cvtps2pd VR128:$src))]>,
|
2011-08-25 06:57:46 +00:00
|
|
|
TB, VEX, Requires<[HasAVX]>;
|
2010-06-29 00:36:02 +00:00
|
|
|
def Int_VCVTPS2PDrm : I<0x5A, MRMSrcMem, (outs VR128:$dst), (ins f64mem:$src),
|
2010-07-30 19:54:33 +00:00
|
|
|
"vcvtps2pd\t{$src, $dst|$dst, $src}",
|
2010-06-29 00:36:02 +00:00
|
|
|
[(set VR128:$dst, (int_x86_sse2_cvtps2pd
|
|
|
|
(load addr:$src)))]>,
|
2011-08-25 06:57:46 +00:00
|
|
|
TB, VEX, Requires<[HasAVX]>;
|
2010-06-25 20:29:27 +00:00
|
|
|
def Int_CVTPS2PDrr : I<0x5A, MRMSrcReg, (outs VR128:$dst), (ins VR128:$src),
|
|
|
|
"cvtps2pd\t{$src, $dst|$dst, $src}",
|
|
|
|
[(set VR128:$dst, (int_x86_sse2_cvtps2pd VR128:$src))]>,
|
|
|
|
TB, Requires<[HasSSE2]>;
|
|
|
|
def Int_CVTPS2PDrm : I<0x5A, MRMSrcMem, (outs VR128:$dst), (ins f64mem:$src),
|
|
|
|
"cvtps2pd\t{$src, $dst|$dst, $src}",
|
|
|
|
[(set VR128:$dst, (int_x86_sse2_cvtps2pd
|
|
|
|
(load addr:$src)))]>,
|
|
|
|
TB, Requires<[HasSSE2]>;
|
|
|
|
|
2010-06-29 00:36:02 +00:00
|
|
|
// Convert packed double to packed single
|
2010-07-13 21:07:28 +00:00
|
|
|
// The assembler can recognize rr 256-bit instructions by seeing a ymm
|
|
|
|
// register, but the same isn't true when using memory operands instead.
|
|
|
|
// Provide other assembly rr and rm forms to address this explicitly.
|
2010-06-29 00:36:02 +00:00
|
|
|
def VCVTPD2PSrr : VPDI<0x5A, MRMSrcReg, (outs VR128:$dst), (ins VR128:$src),
|
2010-07-13 21:07:28 +00:00
|
|
|
"cvtpd2ps\t{$src, $dst|$dst, $src}", []>, VEX;
|
|
|
|
def VCVTPD2PSXrYr : VPDI<0x5A, MRMSrcReg, (outs VR128:$dst), (ins VR256:$src),
|
|
|
|
"cvtpd2ps\t{$src, $dst|$dst, $src}", []>, VEX;
|
|
|
|
|
|
|
|
// XMM only
|
|
|
|
def VCVTPD2PSXrr : VPDI<0x5A, MRMSrcReg, (outs VR128:$dst), (ins VR128:$src),
|
|
|
|
"cvtpd2psx\t{$src, $dst|$dst, $src}", []>, VEX;
|
|
|
|
def VCVTPD2PSXrm : VPDI<0x5A, MRMSrcMem, (outs VR128:$dst), (ins f128mem:$src),
|
|
|
|
"cvtpd2psx\t{$src, $dst|$dst, $src}", []>, VEX;
|
|
|
|
|
|
|
|
// YMM only
|
|
|
|
def VCVTPD2PSYrr : VPDI<0x5A, MRMSrcReg, (outs VR128:$dst), (ins VR256:$src),
|
|
|
|
"cvtpd2psy\t{$src, $dst|$dst, $src}", []>, VEX;
|
|
|
|
def VCVTPD2PSYrm : VPDI<0x5A, MRMSrcMem, (outs VR128:$dst), (ins f256mem:$src),
|
|
|
|
"cvtpd2psy\t{$src, $dst|$dst, $src}", []>, VEX, VEX_L;
|
2010-06-25 20:29:27 +00:00
|
|
|
def CVTPD2PSrr : PDI<0x5A, MRMSrcReg, (outs VR128:$dst), (ins VR128:$src),
|
|
|
|
"cvtpd2ps\t{$src, $dst|$dst, $src}", []>;
|
|
|
|
def CVTPD2PSrm : PDI<0x5A, MRMSrcMem, (outs VR128:$dst), (ins f128mem:$src),
|
|
|
|
"cvtpd2ps\t{$src, $dst|$dst, $src}", []>;
|
|
|
|
|
|
|
|
|
2010-06-29 00:36:02 +00:00
|
|
|
def Int_VCVTPD2PSrr : VPDI<0x5A, MRMSrcReg, (outs VR128:$dst), (ins VR128:$src),
|
|
|
|
"cvtpd2ps\t{$src, $dst|$dst, $src}",
|
|
|
|
[(set VR128:$dst, (int_x86_sse2_cvtpd2ps VR128:$src))]>;
|
|
|
|
def Int_VCVTPD2PSrm : VPDI<0x5A, MRMSrcMem, (outs VR128:$dst),
|
|
|
|
(ins f128mem:$src),
|
|
|
|
"cvtpd2ps\t{$src, $dst|$dst, $src}",
|
|
|
|
[(set VR128:$dst, (int_x86_sse2_cvtpd2ps
|
|
|
|
(memop addr:$src)))]>;
|
2010-06-25 20:29:27 +00:00
|
|
|
def Int_CVTPD2PSrr : PDI<0x5A, MRMSrcReg, (outs VR128:$dst), (ins VR128:$src),
|
|
|
|
"cvtpd2ps\t{$src, $dst|$dst, $src}",
|
|
|
|
[(set VR128:$dst, (int_x86_sse2_cvtpd2ps VR128:$src))]>;
|
|
|
|
def Int_CVTPD2PSrm : PDI<0x5A, MRMSrcMem, (outs VR128:$dst), (ins f128mem:$src),
|
|
|
|
"cvtpd2ps\t{$src, $dst|$dst, $src}",
|
|
|
|
[(set VR128:$dst, (int_x86_sse2_cvtpd2ps
|
|
|
|
(memop addr:$src)))]>;
|
|
|
|
|
2010-08-09 21:24:59 +00:00
|
|
|
// AVX 256-bit register conversion intrinsics
|
|
|
|
// FIXME: Migrate SSE conversion intrinsics matching to use patterns as below
|
|
|
|
// whenever possible to avoid declaring two versions of each one.
|
|
|
|
def : Pat<(int_x86_avx_cvtdq2_ps_256 VR256:$src),
|
|
|
|
(VCVTDQ2PSYrr VR256:$src)>;
|
2011-12-07 08:30:53 +00:00
|
|
|
def : Pat<(int_x86_avx_cvtdq2_ps_256 (bitconvert (memopv4i64 addr:$src))),
|
2010-08-09 21:24:59 +00:00
|
|
|
(VCVTDQ2PSYrm addr:$src)>;
|
|
|
|
|
2010-08-09 21:51:56 +00:00
|
|
|
def : Pat<(int_x86_avx_cvt_pd2_ps_256 VR256:$src),
|
|
|
|
(VCVTPD2PSYrr VR256:$src)>;
|
|
|
|
def : Pat<(int_x86_avx_cvt_pd2_ps_256 (memopv4f64 addr:$src)),
|
|
|
|
(VCVTPD2PSYrm addr:$src)>;
|
|
|
|
|
|
|
|
def : Pat<(int_x86_avx_cvt_ps2dq_256 VR256:$src),
|
|
|
|
(VCVTPS2DQYrr VR256:$src)>;
|
|
|
|
def : Pat<(int_x86_avx_cvt_ps2dq_256 (memopv8f32 addr:$src)),
|
|
|
|
(VCVTPS2DQYrm addr:$src)>;
|
|
|
|
|
|
|
|
def : Pat<(int_x86_avx_cvt_ps2_pd_256 VR128:$src),
|
|
|
|
(VCVTPS2PDYrr VR128:$src)>;
|
|
|
|
def : Pat<(int_x86_avx_cvt_ps2_pd_256 (memopv4f32 addr:$src)),
|
|
|
|
(VCVTPS2PDYrm addr:$src)>;
|
|
|
|
|
|
|
|
def : Pat<(int_x86_avx_cvtt_pd2dq_256 VR256:$src),
|
|
|
|
(VCVTTPD2DQYrr VR256:$src)>;
|
|
|
|
def : Pat<(int_x86_avx_cvtt_pd2dq_256 (memopv4f64 addr:$src)),
|
|
|
|
(VCVTTPD2DQYrm addr:$src)>;
|
|
|
|
|
|
|
|
def : Pat<(int_x86_avx_cvtt_ps2dq_256 VR256:$src),
|
|
|
|
(VCVTTPS2DQYrr VR256:$src)>;
|
|
|
|
def : Pat<(int_x86_avx_cvtt_ps2dq_256 (memopv8f32 addr:$src)),
|
|
|
|
(VCVTTPS2DQYrm addr:$src)>;
|
|
|
|
|
2011-08-09 03:04:29 +00:00
|
|
|
// Match fround and fextend for 128/256-bit conversions
|
2011-08-01 21:54:09 +00:00
|
|
|
def : Pat<(v4f32 (fround (v4f64 VR256:$src))),
|
|
|
|
(VCVTPD2PSYrr VR256:$src)>;
|
|
|
|
def : Pat<(v4f32 (fround (loadv4f64 addr:$src))),
|
|
|
|
(VCVTPD2PSYrm addr:$src)>;
|
|
|
|
|
2011-08-09 03:04:29 +00:00
|
|
|
def : Pat<(v4f64 (fextend (v4f32 VR128:$src))),
|
|
|
|
(VCVTPS2PDYrr VR128:$src)>;
|
|
|
|
def : Pat<(v4f64 (fextend (loadv4f32 addr:$src))),
|
|
|
|
(VCVTPS2PDYrm addr:$src)>;
|
|
|
|
|
2010-06-22 18:09:32 +00:00
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
// SSE 1 & 2 - Compare Instructions
|
|
|
|
//===----------------------------------------------------------------------===//
|
2007-05-02 23:11:52 +00:00
|
|
|
|
2010-06-24 20:48:23 +00:00
|
|
|
// sse12_cmp_scalar - sse 1 & 2 compare scalar instructions
|
2010-06-24 00:32:06 +00:00
|
|
|
multiclass sse12_cmp_scalar<RegisterClass RC, X86MemOperand x86memop,
|
2011-09-19 21:29:24 +00:00
|
|
|
SDNode OpNode, ValueType VT, PatFrag ld_frag,
|
2010-06-24 20:48:23 +00:00
|
|
|
string asm, string asm_alt> {
|
2011-09-19 21:29:24 +00:00
|
|
|
def rr : SIi8<0xC2, MRMSrcReg,
|
|
|
|
(outs RC:$dst), (ins RC:$src1, RC:$src2, SSECC:$cc), asm,
|
|
|
|
[(set RC:$dst, (OpNode (VT RC:$src1), RC:$src2, imm:$cc))]>;
|
|
|
|
def rm : SIi8<0xC2, MRMSrcMem,
|
|
|
|
(outs RC:$dst), (ins RC:$src1, x86memop:$src2, SSECC:$cc), asm,
|
|
|
|
[(set RC:$dst, (OpNode (VT RC:$src1),
|
|
|
|
(ld_frag addr:$src2), imm:$cc))]>;
|
2011-03-15 01:28:15 +00:00
|
|
|
|
|
|
|
// Accept explicit immediate argument form instead of comparison code.
|
2011-09-19 21:29:24 +00:00
|
|
|
let neverHasSideEffects = 1 in {
|
|
|
|
def rr_alt : SIi8<0xC2, MRMSrcReg, (outs RC:$dst),
|
|
|
|
(ins RC:$src1, RC:$src2, i8imm:$cc), asm_alt, []>;
|
|
|
|
let mayLoad = 1 in
|
|
|
|
def rm_alt : SIi8<0xC2, MRMSrcMem, (outs RC:$dst),
|
|
|
|
(ins RC:$src1, x86memop:$src2, i8imm:$cc), asm_alt, []>;
|
|
|
|
}
|
2010-05-25 18:40:53 +00:00
|
|
|
}
|
2010-06-24 00:32:06 +00:00
|
|
|
|
2011-09-19 21:29:24 +00:00
|
|
|
defm VCMPSS : sse12_cmp_scalar<FR32, f32mem, X86cmpss, f32, loadf32,
|
|
|
|
"cmp${cc}ss\t{$src2, $src1, $dst|$dst, $src1, $src2}",
|
|
|
|
"cmpss\t{$cc, $src2, $src1, $dst|$dst, $src1, $src2, $cc}">,
|
2011-10-04 06:30:42 +00:00
|
|
|
XS, VEX_4V, VEX_LIG;
|
2011-09-19 21:29:24 +00:00
|
|
|
defm VCMPSD : sse12_cmp_scalar<FR64, f64mem, X86cmpsd, f64, loadf64,
|
|
|
|
"cmp${cc}sd\t{$src2, $src1, $dst|$dst, $src1, $src2}",
|
|
|
|
"cmpsd\t{$cc, $src2, $src1, $dst|$dst, $src1, $src2, $cc}">,
|
2011-10-04 06:30:42 +00:00
|
|
|
XD, VEX_4V, VEX_LIG;
|
2010-06-24 20:48:23 +00:00
|
|
|
|
2011-06-03 23:53:54 +00:00
|
|
|
let Constraints = "$src1 = $dst" in {
|
2011-09-19 21:29:24 +00:00
|
|
|
defm CMPSS : sse12_cmp_scalar<FR32, f32mem, X86cmpss, f32, loadf32,
|
|
|
|
"cmp${cc}ss\t{$src2, $dst|$dst, $src2}",
|
|
|
|
"cmpss\t{$cc, $src2, $dst|$dst, $src2, $cc}">,
|
|
|
|
XS;
|
|
|
|
defm CMPSD : sse12_cmp_scalar<FR64, f64mem, X86cmpsd, f64, loadf64,
|
|
|
|
"cmp${cc}sd\t{$src2, $dst|$dst, $src2}",
|
|
|
|
"cmpsd\t{$cc, $src2, $dst|$dst, $src2, $cc}">,
|
|
|
|
XD;
|
2010-06-24 20:48:23 +00:00
|
|
|
}
|
2010-06-24 00:32:06 +00:00
|
|
|
|
2010-08-13 18:43:45 +00:00
|
|
|
multiclass sse12_cmp_scalar_int<RegisterClass RC, X86MemOperand x86memop,
|
|
|
|
Intrinsic Int, string asm> {
|
2010-06-24 22:04:40 +00:00
|
|
|
def rr : SIi8<0xC2, MRMSrcReg, (outs VR128:$dst),
|
|
|
|
(ins VR128:$src1, VR128:$src, SSECC:$cc), asm,
|
|
|
|
[(set VR128:$dst, (Int VR128:$src1,
|
|
|
|
VR128:$src, imm:$cc))]>;
|
|
|
|
def rm : SIi8<0xC2, MRMSrcMem, (outs VR128:$dst),
|
2010-08-13 18:43:45 +00:00
|
|
|
(ins VR128:$src1, f32mem:$src, SSECC:$cc), asm,
|
2010-06-24 22:04:40 +00:00
|
|
|
[(set VR128:$dst, (Int VR128:$src1,
|
2010-08-13 18:43:45 +00:00
|
|
|
(load addr:$src), imm:$cc))]>;
|
2010-06-24 22:04:40 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
// Aliases to match intrinsics which expect XMM operand(s).
|
2011-04-29 05:40:18 +00:00
|
|
|
defm Int_VCMPSS : sse12_cmp_scalar_int<VR128, f32mem, int_x86_sse_cmp_ss,
|
|
|
|
"cmp${cc}ss\t{$src, $src1, $dst|$dst, $src1, $src}">,
|
|
|
|
XS, VEX_4V;
|
|
|
|
defm Int_VCMPSD : sse12_cmp_scalar_int<VR128, f64mem, int_x86_sse2_cmp_sd,
|
|
|
|
"cmp${cc}sd\t{$src, $src1, $dst|$dst, $src1, $src}">,
|
|
|
|
XD, VEX_4V;
|
2010-06-24 22:04:40 +00:00
|
|
|
let Constraints = "$src1 = $dst" in {
|
2010-08-13 18:43:45 +00:00
|
|
|
defm Int_CMPSS : sse12_cmp_scalar_int<VR128, f32mem, int_x86_sse_cmp_ss,
|
2010-06-24 22:04:40 +00:00
|
|
|
"cmp${cc}ss\t{$src, $dst|$dst, $src}">, XS;
|
2010-08-13 18:43:45 +00:00
|
|
|
defm Int_CMPSD : sse12_cmp_scalar_int<VR128, f64mem, int_x86_sse2_cmp_sd,
|
2010-06-24 22:04:40 +00:00
|
|
|
"cmp${cc}sd\t{$src, $dst|$dst, $src}">, XD;
|
|
|
|
}
|
|
|
|
|
|
|
|
|
2010-06-24 20:48:23 +00:00
|
|
|
// sse12_ord_cmp - Unordered/Ordered scalar fp compare and set EFLAGS
|
|
|
|
multiclass sse12_ord_cmp<bits<8> opc, RegisterClass RC, SDNode OpNode,
|
|
|
|
ValueType vt, X86MemOperand x86memop,
|
|
|
|
PatFrag ld_frag, string OpcodeStr, Domain d> {
|
|
|
|
def rr: PI<opc, MRMSrcReg, (outs), (ins RC:$src1, RC:$src2),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $src1|$src1, $src2}"),
|
|
|
|
[(set EFLAGS, (OpNode (vt RC:$src1), RC:$src2))], d>;
|
|
|
|
def rm: PI<opc, MRMSrcMem, (outs), (ins RC:$src1, x86memop:$src2),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $src1|$src1, $src2}"),
|
|
|
|
[(set EFLAGS, (OpNode (vt RC:$src1),
|
|
|
|
(ld_frag addr:$src2)))], d>;
|
2007-05-02 23:11:52 +00:00
|
|
|
}
|
|
|
|
|
2007-09-14 21:48:26 +00:00
|
|
|
let Defs = [EFLAGS] in {
|
2011-04-29 05:40:18 +00:00
|
|
|
defm VUCOMISS : sse12_ord_cmp<0x2E, FR32, X86cmp, f32, f32mem, loadf32,
|
2011-10-04 06:30:42 +00:00
|
|
|
"ucomiss", SSEPackedSingle>, TB, VEX, VEX_LIG;
|
2011-04-29 05:40:18 +00:00
|
|
|
defm VUCOMISD : sse12_ord_cmp<0x2E, FR64, X86cmp, f64, f64mem, loadf64,
|
2011-10-04 06:30:42 +00:00
|
|
|
"ucomisd", SSEPackedDouble>, TB, OpSize, VEX,
|
|
|
|
VEX_LIG;
|
2011-04-29 05:40:18 +00:00
|
|
|
let Pattern = []<dag> in {
|
|
|
|
defm VCOMISS : sse12_ord_cmp<0x2F, VR128, undef, v4f32, f128mem, load,
|
2011-10-04 06:30:42 +00:00
|
|
|
"comiss", SSEPackedSingle>, TB, VEX,
|
|
|
|
VEX_LIG;
|
2011-04-29 05:40:18 +00:00
|
|
|
defm VCOMISD : sse12_ord_cmp<0x2F, VR128, undef, v2f64, f128mem, load,
|
2011-10-04 06:30:42 +00:00
|
|
|
"comisd", SSEPackedDouble>, TB, OpSize, VEX,
|
|
|
|
VEX_LIG;
|
2010-06-24 20:48:23 +00:00
|
|
|
}
|
2011-04-29 05:40:18 +00:00
|
|
|
|
|
|
|
defm Int_VUCOMISS : sse12_ord_cmp<0x2E, VR128, X86ucomi, v4f32, f128mem,
|
2011-08-25 08:11:01 +00:00
|
|
|
load, "ucomiss", SSEPackedSingle>, TB, VEX;
|
2011-04-29 05:40:18 +00:00
|
|
|
defm Int_VUCOMISD : sse12_ord_cmp<0x2E, VR128, X86ucomi, v2f64, f128mem,
|
2011-08-25 08:11:01 +00:00
|
|
|
load, "ucomisd", SSEPackedDouble>, TB, OpSize, VEX;
|
2011-04-29 05:40:18 +00:00
|
|
|
|
|
|
|
defm Int_VCOMISS : sse12_ord_cmp<0x2F, VR128, X86comi, v4f32, f128mem,
|
2011-08-25 08:11:01 +00:00
|
|
|
load, "comiss", SSEPackedSingle>, TB, VEX;
|
2011-04-29 05:40:18 +00:00
|
|
|
defm Int_VCOMISD : sse12_ord_cmp<0x2F, VR128, X86comi, v2f64, f128mem,
|
2011-08-25 08:11:01 +00:00
|
|
|
load, "comisd", SSEPackedDouble>, TB, OpSize, VEX;
|
2010-06-24 20:48:23 +00:00
|
|
|
defm UCOMISS : sse12_ord_cmp<0x2E, FR32, X86cmp, f32, f32mem, loadf32,
|
|
|
|
"ucomiss", SSEPackedSingle>, TB;
|
|
|
|
defm UCOMISD : sse12_ord_cmp<0x2E, FR64, X86cmp, f64, f64mem, loadf64,
|
|
|
|
"ucomisd", SSEPackedDouble>, TB, OpSize;
|
|
|
|
|
|
|
|
let Pattern = []<dag> in {
|
|
|
|
defm COMISS : sse12_ord_cmp<0x2F, VR128, undef, v4f32, f128mem, load,
|
|
|
|
"comiss", SSEPackedSingle>, TB;
|
|
|
|
defm COMISD : sse12_ord_cmp<0x2F, VR128, undef, v2f64, f128mem, load,
|
|
|
|
"comisd", SSEPackedDouble>, TB, OpSize;
|
|
|
|
}
|
|
|
|
|
|
|
|
defm Int_UCOMISS : sse12_ord_cmp<0x2E, VR128, X86ucomi, v4f32, f128mem,
|
|
|
|
load, "ucomiss", SSEPackedSingle>, TB;
|
|
|
|
defm Int_UCOMISD : sse12_ord_cmp<0x2E, VR128, X86ucomi, v2f64, f128mem,
|
|
|
|
load, "ucomisd", SSEPackedDouble>, TB, OpSize;
|
|
|
|
|
|
|
|
defm Int_COMISS : sse12_ord_cmp<0x2F, VR128, X86comi, v4f32, f128mem, load,
|
|
|
|
"comiss", SSEPackedSingle>, TB;
|
|
|
|
defm Int_COMISD : sse12_ord_cmp<0x2F, VR128, X86comi, v2f64, f128mem, load,
|
|
|
|
"comisd", SSEPackedDouble>, TB, OpSize;
|
2007-09-14 21:48:26 +00:00
|
|
|
} // Defs = [EFLAGS]
|
2007-05-02 23:11:52 +00:00
|
|
|
|
2010-06-24 20:48:23 +00:00
|
|
|
// sse12_cmp_packed - sse 1 & 2 compared packed instructions
|
|
|
|
multiclass sse12_cmp_packed<RegisterClass RC, X86MemOperand x86memop,
|
|
|
|
Intrinsic Int, string asm, string asm_alt,
|
|
|
|
Domain d> {
|
|
|
|
let isAsmParserOnly = 1 in {
|
2011-03-15 01:28:15 +00:00
|
|
|
def rri : PIi8<0xC2, MRMSrcReg,
|
2011-09-12 19:30:36 +00:00
|
|
|
(outs RC:$dst), (ins RC:$src1, RC:$src2, SSECC:$cc), asm,
|
|
|
|
[(set RC:$dst, (Int RC:$src1, RC:$src2, imm:$cc))], d>;
|
2011-03-15 01:28:15 +00:00
|
|
|
def rmi : PIi8<0xC2, MRMSrcMem,
|
2011-09-12 19:30:36 +00:00
|
|
|
(outs RC:$dst), (ins RC:$src1, f128mem:$src2, SSECC:$cc), asm,
|
|
|
|
[(set RC:$dst, (Int RC:$src1, (memop addr:$src2), imm:$cc))], d>;
|
2010-06-24 20:48:23 +00:00
|
|
|
}
|
2011-03-15 01:28:15 +00:00
|
|
|
|
|
|
|
// Accept explicit immediate argument form instead of comparison code.
|
|
|
|
def rri_alt : PIi8<0xC2, MRMSrcReg,
|
2011-09-12 19:30:36 +00:00
|
|
|
(outs RC:$dst), (ins RC:$src1, RC:$src2, i8imm:$cc),
|
2011-03-15 01:28:15 +00:00
|
|
|
asm_alt, [], d>;
|
|
|
|
def rmi_alt : PIi8<0xC2, MRMSrcMem,
|
2011-09-12 19:30:36 +00:00
|
|
|
(outs RC:$dst), (ins RC:$src1, f128mem:$src2, i8imm:$cc),
|
2011-03-15 01:28:15 +00:00
|
|
|
asm_alt, [], d>;
|
2010-06-24 00:15:50 +00:00
|
|
|
}
|
2010-06-24 20:48:23 +00:00
|
|
|
|
2011-04-29 05:40:18 +00:00
|
|
|
defm VCMPPS : sse12_cmp_packed<VR128, f128mem, int_x86_sse_cmp_ps,
|
2011-09-12 19:30:36 +00:00
|
|
|
"cmp${cc}ps\t{$src2, $src1, $dst|$dst, $src1, $src2}",
|
|
|
|
"cmpps\t{$cc, $src2, $src1, $dst|$dst, $src1, $src2, $cc}",
|
2011-08-25 08:11:01 +00:00
|
|
|
SSEPackedSingle>, TB, VEX_4V;
|
2011-04-29 05:40:18 +00:00
|
|
|
defm VCMPPD : sse12_cmp_packed<VR128, f128mem, int_x86_sse2_cmp_pd,
|
2011-09-12 19:30:36 +00:00
|
|
|
"cmp${cc}pd\t{$src2, $src1, $dst|$dst, $src1, $src2}",
|
|
|
|
"cmppd\t{$cc, $src2, $src1, $dst|$dst, $src1, $src2, $cc}",
|
2011-08-25 08:11:01 +00:00
|
|
|
SSEPackedDouble>, TB, OpSize, VEX_4V;
|
2011-04-29 05:40:18 +00:00
|
|
|
defm VCMPPSY : sse12_cmp_packed<VR256, f256mem, int_x86_avx_cmp_ps_256,
|
2011-09-12 19:30:36 +00:00
|
|
|
"cmp${cc}ps\t{$src2, $src1, $dst|$dst, $src1, $src2}",
|
|
|
|
"cmpps\t{$cc, $src2, $src1, $dst|$dst, $src1, $src2, $cc}",
|
2011-08-25 08:11:01 +00:00
|
|
|
SSEPackedSingle>, TB, VEX_4V;
|
2011-04-29 05:40:18 +00:00
|
|
|
defm VCMPPDY : sse12_cmp_packed<VR256, f256mem, int_x86_avx_cmp_pd_256,
|
2011-09-12 19:30:36 +00:00
|
|
|
"cmp${cc}pd\t{$src2, $src1, $dst|$dst, $src1, $src2}",
|
|
|
|
"cmppd\t{$cc, $src2, $src1, $dst|$dst, $src1, $src2, $cc}",
|
2011-08-25 08:11:01 +00:00
|
|
|
SSEPackedDouble>, TB, OpSize, VEX_4V;
|
2010-06-24 20:48:23 +00:00
|
|
|
let Constraints = "$src1 = $dst" in {
|
|
|
|
defm CMPPS : sse12_cmp_packed<VR128, f128mem, int_x86_sse_cmp_ps,
|
2011-09-12 19:30:36 +00:00
|
|
|
"cmp${cc}ps\t{$src2, $dst|$dst, $src2}",
|
|
|
|
"cmpps\t{$cc, $src2, $dst|$dst, $src2, $cc}",
|
2010-06-24 20:48:23 +00:00
|
|
|
SSEPackedSingle>, TB;
|
|
|
|
defm CMPPD : sse12_cmp_packed<VR128, f128mem, int_x86_sse2_cmp_pd,
|
2011-09-12 19:30:36 +00:00
|
|
|
"cmp${cc}pd\t{$src2, $dst|$dst, $src2}",
|
|
|
|
"cmppd\t{$cc, $src2, $dst|$dst, $src2, $cc}",
|
2010-06-24 20:48:23 +00:00
|
|
|
SSEPackedDouble>, TB, OpSize;
|
2010-06-24 00:15:50 +00:00
|
|
|
}
|
|
|
|
|
2011-08-09 00:46:57 +00:00
|
|
|
let Predicates = [HasAVX] in {
|
|
|
|
def : Pat<(v4i32 (X86cmpps (v4f32 VR128:$src1), VR128:$src2, imm:$cc)),
|
|
|
|
(VCMPPSrri (v4f32 VR128:$src1), (v4f32 VR128:$src2), imm:$cc)>;
|
|
|
|
def : Pat<(v4i32 (X86cmpps (v4f32 VR128:$src1), (memop addr:$src2), imm:$cc)),
|
|
|
|
(VCMPPSrmi (v4f32 VR128:$src1), addr:$src2, imm:$cc)>;
|
|
|
|
def : Pat<(v2i64 (X86cmppd (v2f64 VR128:$src1), VR128:$src2, imm:$cc)),
|
|
|
|
(VCMPPDrri VR128:$src1, VR128:$src2, imm:$cc)>;
|
|
|
|
def : Pat<(v2i64 (X86cmppd (v2f64 VR128:$src1), (memop addr:$src2), imm:$cc)),
|
|
|
|
(VCMPPDrmi VR128:$src1, addr:$src2, imm:$cc)>;
|
|
|
|
|
|
|
|
def : Pat<(v8i32 (X86cmpps (v8f32 VR256:$src1), VR256:$src2, imm:$cc)),
|
|
|
|
(VCMPPSYrri (v8f32 VR256:$src1), (v8f32 VR256:$src2), imm:$cc)>;
|
|
|
|
def : Pat<(v8i32 (X86cmpps (v8f32 VR256:$src1), (memop addr:$src2), imm:$cc)),
|
|
|
|
(VCMPPSYrmi (v8f32 VR256:$src1), addr:$src2, imm:$cc)>;
|
|
|
|
def : Pat<(v4i64 (X86cmppd (v4f64 VR256:$src1), VR256:$src2, imm:$cc)),
|
|
|
|
(VCMPPDYrri VR256:$src1, VR256:$src2, imm:$cc)>;
|
|
|
|
def : Pat<(v4i64 (X86cmppd (v4f64 VR256:$src1), (memop addr:$src2), imm:$cc)),
|
|
|
|
(VCMPPDYrmi VR256:$src1, addr:$src2, imm:$cc)>;
|
|
|
|
}
|
2010-06-24 00:15:50 +00:00
|
|
|
|
2012-01-09 08:10:38 +00:00
|
|
|
let Predicates = [HasSSE1] in {
|
|
|
|
def : Pat<(v4i32 (X86cmpps (v4f32 VR128:$src1), VR128:$src2, imm:$cc)),
|
|
|
|
(CMPPSrri (v4f32 VR128:$src1), (v4f32 VR128:$src2), imm:$cc)>;
|
|
|
|
def : Pat<(v4i32 (X86cmpps (v4f32 VR128:$src1), (memop addr:$src2), imm:$cc)),
|
|
|
|
(CMPPSrmi (v4f32 VR128:$src1), addr:$src2, imm:$cc)>;
|
|
|
|
}
|
|
|
|
|
|
|
|
let Predicates = [HasSSE2] in {
|
|
|
|
def : Pat<(v2i64 (X86cmppd (v2f64 VR128:$src1), VR128:$src2, imm:$cc)),
|
|
|
|
(CMPPDrri VR128:$src1, VR128:$src2, imm:$cc)>;
|
|
|
|
def : Pat<(v2i64 (X86cmppd (v2f64 VR128:$src1), (memop addr:$src2), imm:$cc)),
|
|
|
|
(CMPPDrmi VR128:$src1, addr:$src2, imm:$cc)>;
|
|
|
|
}
|
|
|
|
|
2010-06-24 00:15:50 +00:00
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
// SSE 1 & 2 - Shuffle Instructions
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
|
|
|
/// sse12_shuffle - sse 1 & 2 shuffle instructions
|
|
|
|
multiclass sse12_shuffle<RegisterClass RC, X86MemOperand x86memop,
|
|
|
|
ValueType vt, string asm, PatFrag mem_frag,
|
|
|
|
Domain d, bit IsConvertibleToThreeAddress = 0> {
|
2010-07-21 23:53:50 +00:00
|
|
|
def rmi : PIi8<0xC6, MRMSrcMem, (outs RC:$dst),
|
|
|
|
(ins RC:$src1, f128mem:$src2, i8imm:$src3), asm,
|
|
|
|
[(set RC:$dst, (vt (shufp:$src3
|
|
|
|
RC:$src1, (mem_frag addr:$src2))))], d>;
|
2010-06-24 00:15:50 +00:00
|
|
|
let isConvertibleToThreeAddress = IsConvertibleToThreeAddress in
|
2010-07-21 23:53:50 +00:00
|
|
|
def rri : PIi8<0xC6, MRMSrcReg, (outs RC:$dst),
|
|
|
|
(ins RC:$src1, RC:$src2, i8imm:$src3), asm,
|
|
|
|
[(set RC:$dst,
|
|
|
|
(vt (shufp:$src3 RC:$src1, RC:$src2)))], d>;
|
2010-06-24 00:15:50 +00:00
|
|
|
}
|
|
|
|
|
2011-04-29 05:40:18 +00:00
|
|
|
defm VSHUFPS : sse12_shuffle<VR128, f128mem, v4f32,
|
|
|
|
"shufps\t{$src3, $src2, $src1, $dst|$dst, $src1, $src2, $src3}",
|
|
|
|
memopv4f32, SSEPackedSingle>, TB, VEX_4V;
|
|
|
|
defm VSHUFPSY : sse12_shuffle<VR256, f256mem, v8f32,
|
|
|
|
"shufps\t{$src3, $src2, $src1, $dst|$dst, $src1, $src2, $src3}",
|
|
|
|
memopv8f32, SSEPackedSingle>, TB, VEX_4V;
|
|
|
|
defm VSHUFPD : sse12_shuffle<VR128, f128mem, v2f64,
|
|
|
|
"shufpd\t{$src3, $src2, $src1, $dst|$dst, $src2, $src2, $src3}",
|
|
|
|
memopv2f64, SSEPackedDouble>, TB, OpSize, VEX_4V;
|
|
|
|
defm VSHUFPDY : sse12_shuffle<VR256, f256mem, v4f64,
|
|
|
|
"shufpd\t{$src3, $src2, $src1, $dst|$dst, $src2, $src2, $src3}",
|
|
|
|
memopv4f64, SSEPackedDouble>, TB, OpSize, VEX_4V;
|
2010-06-24 00:15:50 +00:00
|
|
|
|
|
|
|
let Constraints = "$src1 = $dst" in {
|
|
|
|
defm SHUFPS : sse12_shuffle<VR128, f128mem, v4f32,
|
|
|
|
"shufps\t{$src3, $src2, $dst|$dst, $src2, $src3}",
|
|
|
|
memopv4f32, SSEPackedSingle, 1 /* cvt to pshufd */>,
|
|
|
|
TB;
|
|
|
|
defm SHUFPD : sse12_shuffle<VR128, f128mem, v2f64,
|
|
|
|
"shufpd\t{$src3, $src2, $dst|$dst, $src2, $src3}",
|
|
|
|
memopv2f64, SSEPackedDouble>, TB, OpSize;
|
|
|
|
}
|
|
|
|
|
2011-08-24 23:17:55 +00:00
|
|
|
let Predicates = [HasAVX] in {
|
2011-12-31 23:50:21 +00:00
|
|
|
def : Pat<(v4f32 (X86Shufp VR128:$src1,
|
2011-08-24 23:17:55 +00:00
|
|
|
(memopv4f32 addr:$src2), (i8 imm:$imm))),
|
|
|
|
(VSHUFPSrmi VR128:$src1, addr:$src2, imm:$imm)>;
|
2011-12-31 23:50:21 +00:00
|
|
|
def : Pat<(v4f32 (X86Shufp VR128:$src1, VR128:$src2, (i8 imm:$imm))),
|
2011-08-24 23:17:55 +00:00
|
|
|
(VSHUFPSrri VR128:$src1, VR128:$src2, imm:$imm)>;
|
2011-12-31 23:50:21 +00:00
|
|
|
def : Pat<(v4i32 (X86Shufp VR128:$src1,
|
2011-08-24 23:17:55 +00:00
|
|
|
(bc_v4i32 (memopv2i64 addr:$src2)), (i8 imm:$imm))),
|
|
|
|
(VSHUFPSrmi VR128:$src1, addr:$src2, imm:$imm)>;
|
2011-12-31 23:50:21 +00:00
|
|
|
def : Pat<(v4i32 (X86Shufp VR128:$src1, VR128:$src2, (i8 imm:$imm))),
|
2011-08-24 23:17:55 +00:00
|
|
|
(VSHUFPSrri VR128:$src1, VR128:$src2, imm:$imm)>;
|
|
|
|
// vector_shuffle v1, v2 <4, 5, 2, 3> using SHUFPSrri (we prefer movsd, but
|
|
|
|
// fall back to this for SSE1)
|
|
|
|
def : Pat<(v4f32 (movlp:$src3 VR128:$src1, (v4f32 VR128:$src2))),
|
|
|
|
(VSHUFPSrri VR128:$src2, VR128:$src1,
|
|
|
|
(SHUFFLE_get_shuf_imm VR128:$src3))>;
|
|
|
|
// Special unary SHUFPSrri case.
|
|
|
|
def : Pat<(v4f32 (pshufd:$src3 VR128:$src1, (undef))),
|
|
|
|
(VSHUFPSrri VR128:$src1, VR128:$src1,
|
|
|
|
(SHUFFLE_get_shuf_imm VR128:$src3))>;
|
|
|
|
// Special binary v4i32 shuffle cases with SHUFPS.
|
|
|
|
def : Pat<(v4i32 (shufp:$src3 VR128:$src1, (v4i32 VR128:$src2))),
|
|
|
|
(VSHUFPSrri VR128:$src1, VR128:$src2,
|
|
|
|
(SHUFFLE_get_shuf_imm VR128:$src3))>;
|
|
|
|
def : Pat<(v4i32 (shufp:$src3 VR128:$src1,
|
|
|
|
(bc_v4i32 (memopv2i64 addr:$src2)))),
|
|
|
|
(VSHUFPSrmi VR128:$src1, addr:$src2,
|
|
|
|
(SHUFFLE_get_shuf_imm VR128:$src3))>;
|
|
|
|
// Special unary SHUFPDrri cases.
|
|
|
|
def : Pat<(v2i64 (pshufd:$src3 VR128:$src1, (undef))),
|
|
|
|
(VSHUFPDrri VR128:$src1, VR128:$src1,
|
|
|
|
(SHUFFLE_get_shuf_imm VR128:$src3))>;
|
|
|
|
def : Pat<(v2f64 (pshufd:$src3 VR128:$src1, (undef))),
|
|
|
|
(VSHUFPDrri VR128:$src1, VR128:$src1,
|
|
|
|
(SHUFFLE_get_shuf_imm VR128:$src3))>;
|
|
|
|
// Special binary v2i64 shuffle cases using SHUFPDrri.
|
|
|
|
def : Pat<(v2i64 (shufp:$src3 VR128:$src1, VR128:$src2)),
|
|
|
|
(VSHUFPDrri VR128:$src1, VR128:$src2,
|
|
|
|
(SHUFFLE_get_shuf_imm VR128:$src3))>;
|
2011-08-25 02:58:26 +00:00
|
|
|
|
2011-12-31 23:50:21 +00:00
|
|
|
def : Pat<(v2i64 (X86Shufp VR128:$src1,
|
2011-12-31 23:24:49 +00:00
|
|
|
(memopv2i64 addr:$src2), (i8 imm:$imm))),
|
|
|
|
(VSHUFPDrmi VR128:$src1, addr:$src2, imm:$imm)>;
|
2011-12-31 23:50:21 +00:00
|
|
|
def : Pat<(v2f64 (X86Shufp VR128:$src1,
|
2011-08-24 23:17:55 +00:00
|
|
|
(memopv2f64 addr:$src2), (i8 imm:$imm))),
|
|
|
|
(VSHUFPDrmi VR128:$src1, addr:$src2, imm:$imm)>;
|
2011-12-31 23:50:21 +00:00
|
|
|
def : Pat<(v2i64 (X86Shufp VR128:$src1, VR128:$src2, (i8 imm:$imm))),
|
2011-08-24 23:17:55 +00:00
|
|
|
(VSHUFPDrri VR128:$src1, VR128:$src2, imm:$imm)>;
|
2011-12-31 23:50:21 +00:00
|
|
|
def : Pat<(v2f64 (X86Shufp VR128:$src1, VR128:$src2, (i8 imm:$imm))),
|
2011-08-24 23:17:55 +00:00
|
|
|
(VSHUFPDrri VR128:$src1, VR128:$src2, imm:$imm)>;
|
2011-08-25 02:58:26 +00:00
|
|
|
|
|
|
|
// 256-bit patterns
|
2011-12-31 23:50:21 +00:00
|
|
|
def : Pat<(v8i32 (X86Shufp VR256:$src1, VR256:$src2, (i8 imm:$imm))),
|
2011-08-25 02:58:26 +00:00
|
|
|
(VSHUFPSYrri VR256:$src1, VR256:$src2, imm:$imm)>;
|
2011-12-31 23:50:21 +00:00
|
|
|
def : Pat<(v8i32 (X86Shufp VR256:$src1,
|
2011-08-25 02:58:26 +00:00
|
|
|
(bc_v8i32 (memopv4i64 addr:$src2)), (i8 imm:$imm))),
|
|
|
|
(VSHUFPSYrmi VR256:$src1, addr:$src2, imm:$imm)>;
|
|
|
|
|
2011-12-31 23:50:21 +00:00
|
|
|
def : Pat<(v8f32 (X86Shufp VR256:$src1, VR256:$src2, (i8 imm:$imm))),
|
2011-08-25 02:58:26 +00:00
|
|
|
(VSHUFPSYrri VR256:$src1, VR256:$src2, imm:$imm)>;
|
2011-12-31 23:50:21 +00:00
|
|
|
def : Pat<(v8f32 (X86Shufp VR256:$src1,
|
2011-08-25 02:58:26 +00:00
|
|
|
(memopv8f32 addr:$src2), (i8 imm:$imm))),
|
|
|
|
(VSHUFPSYrmi VR256:$src1, addr:$src2, imm:$imm)>;
|
|
|
|
|
2011-12-31 23:50:21 +00:00
|
|
|
def : Pat<(v4i64 (X86Shufp VR256:$src1, VR256:$src2, (i8 imm:$imm))),
|
2011-08-25 02:58:26 +00:00
|
|
|
(VSHUFPDYrri VR256:$src1, VR256:$src2, imm:$imm)>;
|
2011-12-31 23:50:21 +00:00
|
|
|
def : Pat<(v4i64 (X86Shufp VR256:$src1,
|
2011-08-25 02:58:26 +00:00
|
|
|
(memopv4i64 addr:$src2), (i8 imm:$imm))),
|
|
|
|
(VSHUFPDYrmi VR256:$src1, addr:$src2, imm:$imm)>;
|
|
|
|
|
2011-12-31 23:50:21 +00:00
|
|
|
def : Pat<(v4f64 (X86Shufp VR256:$src1, VR256:$src2, (i8 imm:$imm))),
|
2011-08-25 02:58:26 +00:00
|
|
|
(VSHUFPDYrri VR256:$src1, VR256:$src2, imm:$imm)>;
|
2011-12-31 23:50:21 +00:00
|
|
|
def : Pat<(v4f64 (X86Shufp VR256:$src1,
|
2011-08-25 02:58:26 +00:00
|
|
|
(memopv4f64 addr:$src2), (i8 imm:$imm))),
|
|
|
|
(VSHUFPDYrmi VR256:$src1, addr:$src2, imm:$imm)>;
|
2011-08-24 23:17:55 +00:00
|
|
|
}
|
|
|
|
|
2012-01-09 08:10:38 +00:00
|
|
|
let Predicates = [HasSSE1] in {
|
|
|
|
def : Pat<(v4f32 (X86Shufp VR128:$src1,
|
|
|
|
(memopv4f32 addr:$src2), (i8 imm:$imm))),
|
|
|
|
(SHUFPSrmi VR128:$src1, addr:$src2, imm:$imm)>;
|
|
|
|
def : Pat<(v4f32 (X86Shufp VR128:$src1, VR128:$src2, (i8 imm:$imm))),
|
|
|
|
(SHUFPSrri VR128:$src1, VR128:$src2, imm:$imm)>;
|
|
|
|
def : Pat<(v4i32 (X86Shufp VR128:$src1,
|
|
|
|
(bc_v4i32 (memopv2i64 addr:$src2)), (i8 imm:$imm))),
|
|
|
|
(SHUFPSrmi VR128:$src1, addr:$src2, imm:$imm)>;
|
|
|
|
def : Pat<(v4i32 (X86Shufp VR128:$src1, VR128:$src2, (i8 imm:$imm))),
|
|
|
|
(SHUFPSrri VR128:$src1, VR128:$src2, imm:$imm)>;
|
|
|
|
// vector_shuffle v1, v2 <4, 5, 2, 3> using SHUFPSrri (we prefer movsd, but
|
|
|
|
// fall back to this for SSE1)
|
|
|
|
def : Pat<(v4f32 (movlp:$src3 VR128:$src1, (v4f32 VR128:$src2))),
|
|
|
|
(SHUFPSrri VR128:$src2, VR128:$src1,
|
|
|
|
(SHUFFLE_get_shuf_imm VR128:$src3))>;
|
|
|
|
// Special unary SHUFPSrri case.
|
|
|
|
def : Pat<(v4f32 (pshufd:$src3 VR128:$src1, (undef))),
|
|
|
|
(SHUFPSrri VR128:$src1, VR128:$src1,
|
|
|
|
(SHUFFLE_get_shuf_imm VR128:$src3))>;
|
|
|
|
}
|
|
|
|
|
|
|
|
let Predicates = [HasSSE2] in {
|
|
|
|
// Special binary v4i32 shuffle cases with SHUFPS.
|
|
|
|
def : Pat<(v4i32 (shufp:$src3 VR128:$src1, (v4i32 VR128:$src2))),
|
|
|
|
(SHUFPSrri VR128:$src1, VR128:$src2,
|
|
|
|
(SHUFFLE_get_shuf_imm VR128:$src3))>;
|
|
|
|
def : Pat<(v4i32 (shufp:$src3 VR128:$src1,
|
|
|
|
(bc_v4i32 (memopv2i64 addr:$src2)))),
|
|
|
|
(SHUFPSrmi VR128:$src1, addr:$src2,
|
|
|
|
(SHUFFLE_get_shuf_imm VR128:$src3))>;
|
|
|
|
// Special unary SHUFPDrri cases.
|
|
|
|
def : Pat<(v2i64 (pshufd:$src3 VR128:$src1, (undef))),
|
|
|
|
(SHUFPDrri VR128:$src1, VR128:$src1,
|
|
|
|
(SHUFFLE_get_shuf_imm VR128:$src3))>;
|
|
|
|
def : Pat<(v2f64 (pshufd:$src3 VR128:$src1, (undef))),
|
|
|
|
(SHUFPDrri VR128:$src1, VR128:$src1,
|
|
|
|
(SHUFFLE_get_shuf_imm VR128:$src3))>;
|
|
|
|
// Special binary v2i64 shuffle cases using SHUFPDrri.
|
|
|
|
def : Pat<(v2i64 (shufp:$src3 VR128:$src1, VR128:$src2)),
|
|
|
|
(SHUFPDrri VR128:$src1, VR128:$src2,
|
|
|
|
(SHUFFLE_get_shuf_imm VR128:$src3))>;
|
|
|
|
// Generic SHUFPD patterns
|
|
|
|
def : Pat<(v2i64 (X86Shufp VR128:$src1,
|
|
|
|
(memopv2i64 addr:$src2), (i8 imm:$imm))),
|
|
|
|
(SHUFPDrmi VR128:$src1, addr:$src2, imm:$imm)>;
|
|
|
|
def : Pat<(v2f64 (X86Shufp VR128:$src1,
|
|
|
|
(memopv2f64 addr:$src2), (i8 imm:$imm))),
|
|
|
|
(SHUFPDrmi VR128:$src1, addr:$src2, imm:$imm)>;
|
|
|
|
def : Pat<(v2i64 (X86Shufp VR128:$src1, VR128:$src2, (i8 imm:$imm))),
|
|
|
|
(SHUFPDrri VR128:$src1, VR128:$src2, imm:$imm)>;
|
|
|
|
def : Pat<(v2f64 (X86Shufp VR128:$src1, VR128:$src2, (i8 imm:$imm))),
|
|
|
|
(SHUFPDrri VR128:$src1, VR128:$src2, imm:$imm)>;
|
|
|
|
}
|
|
|
|
|
2010-06-24 00:15:50 +00:00
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
// SSE 1 & 2 - Unpack Instructions
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
|
|
|
/// sse12_unpack_interleave - sse 1 & 2 unpack and interleave
|
|
|
|
multiclass sse12_unpack_interleave<bits<8> opc, PatFrag OpNode, ValueType vt,
|
|
|
|
PatFrag mem_frag, RegisterClass RC,
|
|
|
|
X86MemOperand x86memop, string asm,
|
|
|
|
Domain d> {
|
|
|
|
def rr : PI<opc, MRMSrcReg,
|
|
|
|
(outs RC:$dst), (ins RC:$src1, RC:$src2),
|
|
|
|
asm, [(set RC:$dst,
|
|
|
|
(vt (OpNode RC:$src1, RC:$src2)))], d>;
|
|
|
|
def rm : PI<opc, MRMSrcMem,
|
|
|
|
(outs RC:$dst), (ins RC:$src1, x86memop:$src2),
|
|
|
|
asm, [(set RC:$dst,
|
|
|
|
(vt (OpNode RC:$src1,
|
|
|
|
(mem_frag addr:$src2))))], d>;
|
|
|
|
}
|
|
|
|
|
|
|
|
let AddedComplexity = 10 in {
|
2011-04-29 05:40:18 +00:00
|
|
|
defm VUNPCKHPS: sse12_unpack_interleave<0x15, unpckh, v4f32, memopv4f32,
|
|
|
|
VR128, f128mem, "unpckhps\t{$src2, $src1, $dst|$dst, $src1, $src2}",
|
2011-08-25 08:11:01 +00:00
|
|
|
SSEPackedSingle>, TB, VEX_4V;
|
2011-04-29 05:40:18 +00:00
|
|
|
defm VUNPCKHPD: sse12_unpack_interleave<0x15, unpckh, v2f64, memopv2f64,
|
|
|
|
VR128, f128mem, "unpckhpd\t{$src2, $src1, $dst|$dst, $src1, $src2}",
|
2011-08-25 08:11:01 +00:00
|
|
|
SSEPackedDouble>, TB, OpSize, VEX_4V;
|
2011-04-29 05:40:18 +00:00
|
|
|
defm VUNPCKLPS: sse12_unpack_interleave<0x14, unpckl, v4f32, memopv4f32,
|
|
|
|
VR128, f128mem, "unpcklps\t{$src2, $src1, $dst|$dst, $src1, $src2}",
|
2011-08-25 08:11:01 +00:00
|
|
|
SSEPackedSingle>, TB, VEX_4V;
|
2011-04-29 05:40:18 +00:00
|
|
|
defm VUNPCKLPD: sse12_unpack_interleave<0x14, unpckl, v2f64, memopv2f64,
|
|
|
|
VR128, f128mem, "unpcklpd\t{$src2, $src1, $dst|$dst, $src1, $src2}",
|
2011-08-25 08:11:01 +00:00
|
|
|
SSEPackedDouble>, TB, OpSize, VEX_4V;
|
2011-04-29 05:40:18 +00:00
|
|
|
|
|
|
|
defm VUNPCKHPSY: sse12_unpack_interleave<0x15, unpckh, v8f32, memopv8f32,
|
|
|
|
VR256, f256mem, "unpckhps\t{$src2, $src1, $dst|$dst, $src1, $src2}",
|
2011-08-25 08:11:01 +00:00
|
|
|
SSEPackedSingle>, TB, VEX_4V;
|
2011-04-29 05:40:18 +00:00
|
|
|
defm VUNPCKHPDY: sse12_unpack_interleave<0x15, unpckh, v4f64, memopv4f64,
|
|
|
|
VR256, f256mem, "unpckhpd\t{$src2, $src1, $dst|$dst, $src1, $src2}",
|
2011-08-25 08:11:01 +00:00
|
|
|
SSEPackedDouble>, TB, OpSize, VEX_4V;
|
2011-04-29 05:40:18 +00:00
|
|
|
defm VUNPCKLPSY: sse12_unpack_interleave<0x14, unpckl, v8f32, memopv8f32,
|
|
|
|
VR256, f256mem, "unpcklps\t{$src2, $src1, $dst|$dst, $src1, $src2}",
|
2011-08-25 08:11:01 +00:00
|
|
|
SSEPackedSingle>, TB, VEX_4V;
|
2011-04-29 05:40:18 +00:00
|
|
|
defm VUNPCKLPDY: sse12_unpack_interleave<0x14, unpckl, v4f64, memopv4f64,
|
|
|
|
VR256, f256mem, "unpcklpd\t{$src2, $src1, $dst|$dst, $src1, $src2}",
|
2011-08-25 08:11:01 +00:00
|
|
|
SSEPackedDouble>, TB, OpSize, VEX_4V;
|
2010-06-24 00:15:50 +00:00
|
|
|
|
|
|
|
let Constraints = "$src1 = $dst" in {
|
|
|
|
defm UNPCKHPS: sse12_unpack_interleave<0x15, unpckh, v4f32, memopv4f32,
|
|
|
|
VR128, f128mem, "unpckhps\t{$src2, $dst|$dst, $src2}",
|
|
|
|
SSEPackedSingle>, TB;
|
|
|
|
defm UNPCKHPD: sse12_unpack_interleave<0x15, unpckh, v2f64, memopv2f64,
|
|
|
|
VR128, f128mem, "unpckhpd\t{$src2, $dst|$dst, $src2}",
|
|
|
|
SSEPackedDouble>, TB, OpSize;
|
|
|
|
defm UNPCKLPS: sse12_unpack_interleave<0x14, unpckl, v4f32, memopv4f32,
|
|
|
|
VR128, f128mem, "unpcklps\t{$src2, $dst|$dst, $src2}",
|
|
|
|
SSEPackedSingle>, TB;
|
|
|
|
defm UNPCKLPD: sse12_unpack_interleave<0x14, unpckl, v2f64, memopv2f64,
|
|
|
|
VR128, f128mem, "unpcklpd\t{$src2, $dst|$dst, $src2}",
|
|
|
|
SSEPackedDouble>, TB, OpSize;
|
|
|
|
} // Constraints = "$src1 = $dst"
|
|
|
|
} // AddedComplexity
|
|
|
|
|
2011-08-24 23:18:06 +00:00
|
|
|
let Predicates = [HasSSE1] in {
|
2011-12-06 08:21:25 +00:00
|
|
|
def : Pat<(v4f32 (X86Unpckl VR128:$src1, (memopv4f32 addr:$src2))),
|
2011-08-24 23:18:06 +00:00
|
|
|
(UNPCKLPSrm VR128:$src1, addr:$src2)>;
|
2011-12-06 08:21:25 +00:00
|
|
|
def : Pat<(v4f32 (X86Unpckl VR128:$src1, VR128:$src2)),
|
2011-08-24 23:18:06 +00:00
|
|
|
(UNPCKLPSrr VR128:$src1, VR128:$src2)>;
|
2011-12-06 08:21:25 +00:00
|
|
|
def : Pat<(v4f32 (X86Unpckh VR128:$src1, (memopv4f32 addr:$src2))),
|
2011-08-24 23:18:06 +00:00
|
|
|
(UNPCKHPSrm VR128:$src1, addr:$src2)>;
|
2011-12-06 08:21:25 +00:00
|
|
|
def : Pat<(v4f32 (X86Unpckh VR128:$src1, VR128:$src2)),
|
2011-08-24 23:18:06 +00:00
|
|
|
(UNPCKHPSrr VR128:$src1, VR128:$src2)>;
|
|
|
|
}
|
|
|
|
|
|
|
|
let Predicates = [HasSSE2] in {
|
2011-12-06 08:21:25 +00:00
|
|
|
def : Pat<(v2f64 (X86Unpckl VR128:$src1, (memopv2f64 addr:$src2))),
|
2011-08-24 23:18:06 +00:00
|
|
|
(UNPCKLPDrm VR128:$src1, addr:$src2)>;
|
2011-12-06 08:21:25 +00:00
|
|
|
def : Pat<(v2f64 (X86Unpckl VR128:$src1, VR128:$src2)),
|
2011-08-24 23:18:06 +00:00
|
|
|
(UNPCKLPDrr VR128:$src1, VR128:$src2)>;
|
2011-12-06 08:21:25 +00:00
|
|
|
def : Pat<(v2f64 (X86Unpckh VR128:$src1, (memopv2f64 addr:$src2))),
|
2011-08-24 23:18:06 +00:00
|
|
|
(UNPCKHPDrm VR128:$src1, addr:$src2)>;
|
2011-12-06 08:21:25 +00:00
|
|
|
def : Pat<(v2f64 (X86Unpckh VR128:$src1, VR128:$src2)),
|
2011-08-24 23:18:06 +00:00
|
|
|
(UNPCKHPDrr VR128:$src1, VR128:$src2)>;
|
|
|
|
|
2011-12-06 08:21:25 +00:00
|
|
|
// FIXME: Instead of X86Movddup, there should be a X86Unpckl here, the
|
2011-08-24 23:18:06 +00:00
|
|
|
// problem is during lowering, where it's not possible to recognize the load
|
|
|
|
// fold cause it has two uses through a bitcast. One use disappears at isel
|
|
|
|
// time and the fold opportunity reappears.
|
|
|
|
def : Pat<(v2f64 (X86Movddup VR128:$src)),
|
|
|
|
(UNPCKLPDrr VR128:$src, VR128:$src)>;
|
|
|
|
|
|
|
|
let AddedComplexity = 10 in
|
|
|
|
def : Pat<(splat_lo (v2f64 VR128:$src), (undef)),
|
|
|
|
(UNPCKLPDrr VR128:$src, VR128:$src)>;
|
|
|
|
}
|
|
|
|
|
|
|
|
let Predicates = [HasAVX] in {
|
2011-12-06 08:21:25 +00:00
|
|
|
def : Pat<(v4f32 (X86Unpckl VR128:$src1, (memopv4f32 addr:$src2))),
|
2011-08-24 23:18:06 +00:00
|
|
|
(VUNPCKLPSrm VR128:$src1, addr:$src2)>;
|
2011-12-06 08:21:25 +00:00
|
|
|
def : Pat<(v4f32 (X86Unpckl VR128:$src1, VR128:$src2)),
|
2011-08-24 23:18:06 +00:00
|
|
|
(VUNPCKLPSrr VR128:$src1, VR128:$src2)>;
|
2011-12-06 08:21:25 +00:00
|
|
|
def : Pat<(v4f32 (X86Unpckh VR128:$src1, (memopv4f32 addr:$src2))),
|
2011-08-24 23:18:06 +00:00
|
|
|
(VUNPCKHPSrm VR128:$src1, addr:$src2)>;
|
2011-12-06 08:21:25 +00:00
|
|
|
def : Pat<(v4f32 (X86Unpckh VR128:$src1, VR128:$src2)),
|
2011-08-24 23:18:06 +00:00
|
|
|
(VUNPCKHPSrr VR128:$src1, VR128:$src2)>;
|
|
|
|
|
2011-12-06 08:21:25 +00:00
|
|
|
def : Pat<(v8f32 (X86Unpckl VR256:$src1, (memopv8f32 addr:$src2))),
|
2011-08-24 23:18:06 +00:00
|
|
|
(VUNPCKLPSYrm VR256:$src1, addr:$src2)>;
|
2011-12-06 08:21:25 +00:00
|
|
|
def : Pat<(v8f32 (X86Unpckl VR256:$src1, VR256:$src2)),
|
2011-08-24 23:18:06 +00:00
|
|
|
(VUNPCKLPSYrr VR256:$src1, VR256:$src2)>;
|
2011-12-06 08:21:25 +00:00
|
|
|
def : Pat<(v8f32 (X86Unpckh VR256:$src1, (memopv8f32 addr:$src2))),
|
2011-08-24 23:18:06 +00:00
|
|
|
(VUNPCKHPSYrm VR256:$src1, addr:$src2)>;
|
2011-12-06 08:21:25 +00:00
|
|
|
def : Pat<(v8f32 (X86Unpckh VR256:$src1, VR256:$src2)),
|
2011-08-24 23:18:06 +00:00
|
|
|
(VUNPCKHPSYrr VR256:$src1, VR256:$src2)>;
|
|
|
|
|
2011-12-06 08:21:25 +00:00
|
|
|
def : Pat<(v2f64 (X86Unpckl VR128:$src1, (memopv2f64 addr:$src2))),
|
2011-08-24 23:18:06 +00:00
|
|
|
(VUNPCKLPDrm VR128:$src1, addr:$src2)>;
|
2011-12-06 08:21:25 +00:00
|
|
|
def : Pat<(v2f64 (X86Unpckl VR128:$src1, VR128:$src2)),
|
2011-08-24 23:18:06 +00:00
|
|
|
(VUNPCKLPDrr VR128:$src1, VR128:$src2)>;
|
2011-12-06 08:21:25 +00:00
|
|
|
def : Pat<(v2f64 (X86Unpckh VR128:$src1, (memopv2f64 addr:$src2))),
|
2011-08-24 23:18:06 +00:00
|
|
|
(VUNPCKHPDrm VR128:$src1, addr:$src2)>;
|
2011-12-06 08:21:25 +00:00
|
|
|
def : Pat<(v2f64 (X86Unpckh VR128:$src1, VR128:$src2)),
|
2011-08-24 23:18:06 +00:00
|
|
|
(VUNPCKHPDrr VR128:$src1, VR128:$src2)>;
|
|
|
|
|
2011-12-06 08:21:25 +00:00
|
|
|
def : Pat<(v4f64 (X86Unpckl VR256:$src1, (memopv4f64 addr:$src2))),
|
2011-08-24 23:18:06 +00:00
|
|
|
(VUNPCKLPDYrm VR256:$src1, addr:$src2)>;
|
2011-12-06 08:21:25 +00:00
|
|
|
def : Pat<(v4f64 (X86Unpckl VR256:$src1, VR256:$src2)),
|
2011-08-24 23:18:06 +00:00
|
|
|
(VUNPCKLPDYrr VR256:$src1, VR256:$src2)>;
|
2011-12-06 08:21:25 +00:00
|
|
|
def : Pat<(v4f64 (X86Unpckh VR256:$src1, (memopv4f64 addr:$src2))),
|
2011-08-24 23:18:06 +00:00
|
|
|
(VUNPCKHPDYrm VR256:$src1, addr:$src2)>;
|
2011-12-06 08:21:25 +00:00
|
|
|
def : Pat<(v4f64 (X86Unpckh VR256:$src1, VR256:$src2)),
|
2011-08-24 23:18:06 +00:00
|
|
|
(VUNPCKHPDYrr VR256:$src1, VR256:$src2)>;
|
|
|
|
|
2011-12-06 08:21:25 +00:00
|
|
|
// FIXME: Instead of X86Movddup, there should be a X86Unpckl here, the
|
2011-08-24 23:18:06 +00:00
|
|
|
// problem is during lowering, where it's not possible to recognize the load
|
|
|
|
// fold cause it has two uses through a bitcast. One use disappears at isel
|
|
|
|
// time and the fold opportunity reappears.
|
|
|
|
def : Pat<(v2f64 (X86Movddup VR128:$src)),
|
|
|
|
(VUNPCKLPDrr VR128:$src, VR128:$src)>;
|
|
|
|
let AddedComplexity = 10 in
|
|
|
|
def : Pat<(splat_lo (v2f64 VR128:$src), (undef)),
|
|
|
|
(VUNPCKLPDrr VR128:$src, VR128:$src)>;
|
|
|
|
}
|
|
|
|
|
2010-06-24 00:15:50 +00:00
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
// SSE 1 & 2 - Extract Floating-Point Sign mask
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
|
|
|
/// sse12_extr_sign_mask - sse 1 & 2 unpack and interleave
|
|
|
|
multiclass sse12_extr_sign_mask<RegisterClass RC, Intrinsic Int, string asm,
|
|
|
|
Domain d> {
|
2010-09-29 05:05:03 +00:00
|
|
|
def rr32 : PI<0x50, MRMSrcReg, (outs GR32:$dst), (ins RC:$src),
|
|
|
|
!strconcat(asm, "\t{$src, $dst|$dst, $src}"),
|
2010-06-24 00:15:50 +00:00
|
|
|
[(set GR32:$dst, (Int RC:$src))], d>;
|
2010-09-29 05:05:03 +00:00
|
|
|
def rr64 : PI<0x50, MRMSrcReg, (outs GR64:$dst), (ins RC:$src),
|
|
|
|
!strconcat(asm, "\t{$src, $dst|$dst, $src}"), [], d>, REX_W;
|
2010-06-24 00:15:50 +00:00
|
|
|
}
|
|
|
|
|
2011-08-15 23:36:45 +00:00
|
|
|
let Predicates = [HasAVX] in {
|
|
|
|
defm VMOVMSKPS : sse12_extr_sign_mask<VR128, int_x86_sse_movmsk_ps,
|
|
|
|
"movmskps", SSEPackedSingle>, TB, VEX;
|
|
|
|
defm VMOVMSKPD : sse12_extr_sign_mask<VR128, int_x86_sse2_movmsk_pd,
|
2011-09-03 00:46:40 +00:00
|
|
|
"movmskpd", SSEPackedDouble>, TB,
|
|
|
|
OpSize, VEX;
|
2011-08-15 23:36:45 +00:00
|
|
|
defm VMOVMSKPSY : sse12_extr_sign_mask<VR256, int_x86_avx_movmsk_ps_256,
|
|
|
|
"movmskps", SSEPackedSingle>, TB, VEX;
|
|
|
|
defm VMOVMSKPDY : sse12_extr_sign_mask<VR256, int_x86_avx_movmsk_pd_256,
|
2011-09-03 00:46:40 +00:00
|
|
|
"movmskpd", SSEPackedDouble>, TB,
|
|
|
|
OpSize, VEX;
|
2011-08-15 23:36:45 +00:00
|
|
|
|
2011-08-15 23:36:51 +00:00
|
|
|
def : Pat<(i32 (X86fgetsign FR32:$src)),
|
|
|
|
(VMOVMSKPSrr32 (INSERT_SUBREG (v4f32 (IMPLICIT_DEF)), FR32:$src,
|
|
|
|
sub_ss))>;
|
|
|
|
def : Pat<(i64 (X86fgetsign FR32:$src)),
|
|
|
|
(VMOVMSKPSrr64 (INSERT_SUBREG (v4f32 (IMPLICIT_DEF)), FR32:$src,
|
|
|
|
sub_ss))>;
|
|
|
|
def : Pat<(i32 (X86fgetsign FR64:$src)),
|
|
|
|
(VMOVMSKPDrr32 (INSERT_SUBREG (v2f64 (IMPLICIT_DEF)), FR64:$src,
|
|
|
|
sub_sd))>;
|
|
|
|
def : Pat<(i64 (X86fgetsign FR64:$src)),
|
|
|
|
(VMOVMSKPDrr64 (INSERT_SUBREG (v2f64 (IMPLICIT_DEF)), FR64:$src,
|
|
|
|
sub_sd))>;
|
|
|
|
|
2011-08-15 23:36:45 +00:00
|
|
|
// Assembler Only
|
|
|
|
def VMOVMSKPSr64r : PI<0x50, MRMSrcReg, (outs GR64:$dst), (ins VR128:$src),
|
2011-08-25 08:11:01 +00:00
|
|
|
"movmskps\t{$src, $dst|$dst, $src}", [], SSEPackedSingle>, TB, VEX;
|
2011-08-15 23:36:45 +00:00
|
|
|
def VMOVMSKPDr64r : PI<0x50, MRMSrcReg, (outs GR64:$dst), (ins VR128:$src),
|
2011-09-03 00:46:40 +00:00
|
|
|
"movmskpd\t{$src, $dst|$dst, $src}", [], SSEPackedDouble>, TB,
|
|
|
|
OpSize, VEX;
|
2011-08-15 23:36:45 +00:00
|
|
|
def VMOVMSKPSYr64r : PI<0x50, MRMSrcReg, (outs GR64:$dst), (ins VR256:$src),
|
2011-08-25 08:11:01 +00:00
|
|
|
"movmskps\t{$src, $dst|$dst, $src}", [], SSEPackedSingle>, TB, VEX;
|
2011-08-15 23:36:45 +00:00
|
|
|
def VMOVMSKPDYr64r : PI<0x50, MRMSrcReg, (outs GR64:$dst), (ins VR256:$src),
|
2011-09-03 00:46:40 +00:00
|
|
|
"movmskpd\t{$src, $dst|$dst, $src}", [], SSEPackedDouble>, TB,
|
|
|
|
OpSize, VEX;
|
2011-08-15 23:36:45 +00:00
|
|
|
}
|
2010-06-24 00:15:50 +00:00
|
|
|
|
2012-01-09 08:10:38 +00:00
|
|
|
defm MOVMSKPS : sse12_extr_sign_mask<VR128, int_x86_sse_movmsk_ps, "movmskps",
|
|
|
|
SSEPackedSingle>, TB;
|
|
|
|
defm MOVMSKPD : sse12_extr_sign_mask<VR128, int_x86_sse2_movmsk_pd, "movmskpd",
|
|
|
|
SSEPackedDouble>, TB, OpSize;
|
|
|
|
|
|
|
|
def : Pat<(i32 (X86fgetsign FR32:$src)),
|
|
|
|
(MOVMSKPSrr32 (INSERT_SUBREG (v4f32 (IMPLICIT_DEF)), FR32:$src,
|
|
|
|
sub_ss))>, Requires<[HasSSE1]>;
|
|
|
|
def : Pat<(i64 (X86fgetsign FR32:$src)),
|
|
|
|
(MOVMSKPSrr64 (INSERT_SUBREG (v4f32 (IMPLICIT_DEF)), FR32:$src,
|
|
|
|
sub_ss))>, Requires<[HasSSE1]>;
|
|
|
|
def : Pat<(i32 (X86fgetsign FR64:$src)),
|
|
|
|
(MOVMSKPDrr32 (INSERT_SUBREG (v2f64 (IMPLICIT_DEF)), FR64:$src,
|
|
|
|
sub_sd))>, Requires<[HasSSE2]>;
|
|
|
|
def : Pat<(i64 (X86fgetsign FR64:$src)),
|
|
|
|
(MOVMSKPDrr64 (INSERT_SUBREG (v2f64 (IMPLICIT_DEF)), FR64:$src,
|
|
|
|
sub_sd))>, Requires<[HasSSE2]>;
|
|
|
|
|
2012-01-09 05:07:01 +00:00
|
|
|
//===---------------------------------------------------------------------===//
|
|
|
|
// SSE2 - Packed Integer Logical Instructions
|
|
|
|
//===---------------------------------------------------------------------===//
|
|
|
|
|
|
|
|
let ExeDomain = SSEPackedInt in { // SSE integer instructions
|
|
|
|
|
|
|
|
/// PDI_binop_rm - Simple SSE2 binary operator.
|
|
|
|
multiclass PDI_binop_rm<bits<8> opc, string OpcodeStr, SDNode OpNode,
|
|
|
|
ValueType OpVT, RegisterClass RC, PatFrag memop_frag,
|
|
|
|
X86MemOperand x86memop, bit IsCommutable = 0,
|
|
|
|
bit Is2Addr = 1> {
|
|
|
|
let isCommutable = IsCommutable in
|
|
|
|
def rr : PDI<opc, MRMSrcReg, (outs RC:$dst),
|
|
|
|
(ins RC:$src1, RC:$src2),
|
|
|
|
!if(Is2Addr,
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $dst|$dst, $src2}"),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $src1, $dst|$dst, $src1, $src2}")),
|
|
|
|
[(set RC:$dst, (OpVT (OpNode RC:$src1, RC:$src2)))]>;
|
|
|
|
def rm : PDI<opc, MRMSrcMem, (outs RC:$dst),
|
|
|
|
(ins RC:$src1, x86memop:$src2),
|
|
|
|
!if(Is2Addr,
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $dst|$dst, $src2}"),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $src1, $dst|$dst, $src1, $src2}")),
|
|
|
|
[(set RC:$dst, (OpVT (OpNode RC:$src1,
|
|
|
|
(bitconvert (memop_frag addr:$src2)))))]>;
|
|
|
|
}
|
|
|
|
} // ExeDomain = SSEPackedInt
|
|
|
|
|
|
|
|
// These are ordered here for pattern ordering requirements with the fp versions
|
|
|
|
|
|
|
|
let Predicates = [HasAVX] in {
|
|
|
|
defm VPAND : PDI_binop_rm<0xDB, "vpand", and, v2i64, VR128, memopv2i64,
|
|
|
|
i128mem, 1, 0>, VEX_4V;
|
|
|
|
defm VPOR : PDI_binop_rm<0xEB, "vpor" , or, v2i64, VR128, memopv2i64,
|
|
|
|
i128mem, 1, 0>, VEX_4V;
|
|
|
|
defm VPXOR : PDI_binop_rm<0xEF, "vpxor", xor, v2i64, VR128, memopv2i64,
|
|
|
|
i128mem, 1, 0>, VEX_4V;
|
|
|
|
defm VPANDN : PDI_binop_rm<0xDF, "vpandn", X86andnp, v2i64, VR128, memopv2i64,
|
|
|
|
i128mem, 0, 0>, VEX_4V;
|
|
|
|
}
|
|
|
|
|
|
|
|
let Constraints = "$src1 = $dst" in {
|
|
|
|
defm PAND : PDI_binop_rm<0xDB, "pand", and, v2i64, VR128, memopv2i64,
|
|
|
|
i128mem, 1>;
|
|
|
|
defm POR : PDI_binop_rm<0xEB, "por" , or, v2i64, VR128, memopv2i64,
|
|
|
|
i128mem, 1>;
|
|
|
|
defm PXOR : PDI_binop_rm<0xEF, "pxor", xor, v2i64, VR128, memopv2i64,
|
|
|
|
i128mem, 1>;
|
|
|
|
defm PANDN : PDI_binop_rm<0xDF, "pandn", X86andnp, v2i64, VR128, memopv2i64,
|
|
|
|
i128mem, 0>;
|
|
|
|
} // Constraints = "$src1 = $dst"
|
|
|
|
|
|
|
|
let Predicates = [HasAVX2] in {
|
|
|
|
defm VPANDY : PDI_binop_rm<0xDB, "vpand", and, v4i64, VR256, memopv4i64,
|
|
|
|
i256mem, 1, 0>, VEX_4V;
|
|
|
|
defm VPORY : PDI_binop_rm<0xEB, "vpor", or, v4i64, VR256, memopv4i64,
|
|
|
|
i256mem, 1, 0>, VEX_4V;
|
|
|
|
defm VPXORY : PDI_binop_rm<0xEF, "vpxor", xor, v4i64, VR256, memopv4i64,
|
|
|
|
i256mem, 1, 0>, VEX_4V;
|
|
|
|
defm VPANDNY : PDI_binop_rm<0xDF, "vpandn", X86andnp, v4i64, VR256, memopv4i64,
|
|
|
|
i256mem, 0, 0>, VEX_4V;
|
|
|
|
}
|
|
|
|
|
2010-06-22 18:17:40 +00:00
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
// SSE 1 & 2 - Logical Instructions
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
2010-05-28 22:47:03 +00:00
|
|
|
/// sse12_fp_alias_pack_logical - SSE 1 & 2 aliased packed FP logical ops
|
|
|
|
///
|
|
|
|
multiclass sse12_fp_alias_pack_logical<bits<8> opc, string OpcodeStr,
|
2010-07-12 22:41:32 +00:00
|
|
|
SDNode OpNode> {
|
2011-04-29 05:40:18 +00:00
|
|
|
defm V#NAME#PS : sse12_fp_packed<opc, !strconcat(OpcodeStr, "ps"), OpNode,
|
2011-08-19 05:28:50 +00:00
|
|
|
FR32, f32, f128mem, memopfsf32, SSEPackedSingle, 0>, TB, VEX_4V;
|
2010-07-12 22:41:32 +00:00
|
|
|
|
2011-04-29 05:40:18 +00:00
|
|
|
defm V#NAME#PD : sse12_fp_packed<opc, !strconcat(OpcodeStr, "pd"), OpNode,
|
2011-08-19 05:28:50 +00:00
|
|
|
FR64, f64, f128mem, memopfsf64, SSEPackedDouble, 0>, TB, OpSize, VEX_4V;
|
2010-05-28 22:47:03 +00:00
|
|
|
|
2010-06-19 02:44:01 +00:00
|
|
|
let Constraints = "$src1 = $dst" in {
|
2010-07-12 22:41:32 +00:00
|
|
|
defm PS : sse12_fp_packed<opc, !strconcat(OpcodeStr, "ps"), OpNode, FR32,
|
|
|
|
f32, f128mem, memopfsf32, SSEPackedSingle>, TB;
|
2010-05-28 22:47:03 +00:00
|
|
|
|
2010-07-12 22:41:32 +00:00
|
|
|
defm PD : sse12_fp_packed<opc, !strconcat(OpcodeStr, "pd"), OpNode, FR64,
|
|
|
|
f64, f128mem, memopfsf64, SSEPackedDouble>, TB, OpSize;
|
2010-05-28 22:47:03 +00:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2007-05-02 23:11:52 +00:00
|
|
|
// Alias bitwise logical operations using SSE logical ops on packed FP values.
|
2010-07-12 22:41:32 +00:00
|
|
|
let mayLoad = 0 in {
|
|
|
|
defm FsAND : sse12_fp_alias_pack_logical<0x54, "and", X86fand>;
|
|
|
|
defm FsOR : sse12_fp_alias_pack_logical<0x56, "or", X86for>;
|
|
|
|
defm FsXOR : sse12_fp_alias_pack_logical<0x57, "xor", X86fxor>;
|
|
|
|
}
|
2007-05-02 23:11:52 +00:00
|
|
|
|
2010-06-19 02:44:01 +00:00
|
|
|
let neverHasSideEffects = 1, Pattern = []<dag>, isCommutable = 0 in
|
2010-07-12 22:41:32 +00:00
|
|
|
defm FsANDN : sse12_fp_alias_pack_logical<0x55, "andn", undef>;
|
2007-05-02 23:11:52 +00:00
|
|
|
|
2010-06-22 18:17:40 +00:00
|
|
|
/// sse12_fp_packed_logical - SSE 1 & 2 packed FP logical ops
|
|
|
|
///
|
|
|
|
multiclass sse12_fp_packed_logical<bits<8> opc, string OpcodeStr,
|
2011-07-13 21:36:51 +00:00
|
|
|
SDNode OpNode> {
|
2011-08-18 02:11:34 +00:00
|
|
|
// In AVX no need to add a pattern for 128-bit logical rr ps, because they
|
|
|
|
// are all promoted to v2i64, and the patterns are covered by the int
|
|
|
|
// version. This is needed in SSE only, because v2i64 isn't supported on
|
|
|
|
// SSE1, but only on SSE2.
|
|
|
|
defm V#NAME#PS : sse12_fp_packed_logical_rm<opc, VR128, SSEPackedSingle,
|
|
|
|
!strconcat(OpcodeStr, "ps"), f128mem, [],
|
|
|
|
[(set VR128:$dst, (OpNode (bc_v2i64 (v4f32 VR128:$src1)),
|
2011-11-14 06:46:21 +00:00
|
|
|
(memopv2i64 addr:$src2)))], 0, 1>, TB, VEX_4V;
|
2011-08-18 02:11:34 +00:00
|
|
|
|
|
|
|
defm V#NAME#PD : sse12_fp_packed_logical_rm<opc, VR128, SSEPackedDouble,
|
|
|
|
!strconcat(OpcodeStr, "pd"), f128mem,
|
|
|
|
[(set VR128:$dst, (OpNode (bc_v2i64 (v2f64 VR128:$src1)),
|
|
|
|
(bc_v2i64 (v2f64 VR128:$src2))))],
|
|
|
|
[(set VR128:$dst, (OpNode (bc_v2i64 (v2f64 VR128:$src1)),
|
|
|
|
(memopv2i64 addr:$src2)))], 0>,
|
2011-08-19 05:28:50 +00:00
|
|
|
TB, OpSize, VEX_4V;
|
2010-06-22 18:17:40 +00:00
|
|
|
let Constraints = "$src1 = $dst" in {
|
|
|
|
defm PS : sse12_fp_packed_logical_rm<opc, VR128, SSEPackedSingle,
|
2010-07-12 22:41:32 +00:00
|
|
|
!strconcat(OpcodeStr, "ps"), f128mem,
|
2011-07-13 21:36:51 +00:00
|
|
|
[(set VR128:$dst, (v2i64 (OpNode VR128:$src1, VR128:$src2)))],
|
|
|
|
[(set VR128:$dst, (OpNode (bc_v2i64 (v4f32 VR128:$src1)),
|
|
|
|
(memopv2i64 addr:$src2)))]>, TB;
|
2010-06-22 18:17:40 +00:00
|
|
|
|
|
|
|
defm PD : sse12_fp_packed_logical_rm<opc, VR128, SSEPackedDouble,
|
2010-07-12 22:41:32 +00:00
|
|
|
!strconcat(OpcodeStr, "pd"), f128mem,
|
2011-07-13 21:36:51 +00:00
|
|
|
[(set VR128:$dst, (OpNode (bc_v2i64 (v2f64 VR128:$src1)),
|
|
|
|
(bc_v2i64 (v2f64 VR128:$src2))))],
|
|
|
|
[(set VR128:$dst, (OpNode (bc_v2i64 (v2f64 VR128:$src1)),
|
|
|
|
(memopv2i64 addr:$src2)))]>, TB, OpSize;
|
2010-06-22 18:17:40 +00:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2010-07-13 02:38:35 +00:00
|
|
|
/// sse12_fp_packed_logical_y - AVX 256-bit SSE 1 & 2 logical ops forms
|
|
|
|
///
|
2011-07-13 01:15:33 +00:00
|
|
|
multiclass sse12_fp_packed_logical_y<bits<8> opc, string OpcodeStr,
|
2011-07-13 21:36:51 +00:00
|
|
|
SDNode OpNode> {
|
2010-07-13 02:38:35 +00:00
|
|
|
defm PSY : sse12_fp_packed_logical_rm<opc, VR256, SSEPackedSingle,
|
2011-07-13 01:15:33 +00:00
|
|
|
!strconcat(OpcodeStr, "ps"), f256mem,
|
2011-07-13 21:36:51 +00:00
|
|
|
[(set VR256:$dst, (v4i64 (OpNode VR256:$src1, VR256:$src2)))],
|
|
|
|
[(set VR256:$dst, (OpNode (bc_v4i64 (v8f32 VR256:$src1)),
|
2011-08-19 05:28:50 +00:00
|
|
|
(memopv4i64 addr:$src2)))], 0>, TB, VEX_4V;
|
2010-07-13 02:38:35 +00:00
|
|
|
|
|
|
|
defm PDY : sse12_fp_packed_logical_rm<opc, VR256, SSEPackedDouble,
|
2011-07-13 01:15:33 +00:00
|
|
|
!strconcat(OpcodeStr, "pd"), f256mem,
|
2011-07-13 21:36:51 +00:00
|
|
|
[(set VR256:$dst, (OpNode (bc_v4i64 (v4f64 VR256:$src1)),
|
|
|
|
(bc_v4i64 (v4f64 VR256:$src2))))],
|
|
|
|
[(set VR256:$dst, (OpNode (bc_v4i64 (v4f64 VR256:$src1)),
|
|
|
|
(memopv4i64 addr:$src2)))], 0>,
|
2011-08-19 05:28:50 +00:00
|
|
|
TB, OpSize, VEX_4V;
|
2010-07-13 02:38:35 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
// AVX 256-bit packed logical ops forms
|
2011-07-13 21:36:51 +00:00
|
|
|
defm VAND : sse12_fp_packed_logical_y<0x54, "and", and>;
|
|
|
|
defm VOR : sse12_fp_packed_logical_y<0x56, "or", or>;
|
|
|
|
defm VXOR : sse12_fp_packed_logical_y<0x57, "xor", xor>;
|
|
|
|
defm VANDN : sse12_fp_packed_logical_y<0x55, "andn", X86andnp>;
|
2010-07-13 02:38:35 +00:00
|
|
|
|
2010-06-22 18:17:40 +00:00
|
|
|
defm AND : sse12_fp_packed_logical<0x54, "and", and>;
|
|
|
|
defm OR : sse12_fp_packed_logical<0x56, "or", or>;
|
|
|
|
defm XOR : sse12_fp_packed_logical<0x57, "xor", xor>;
|
|
|
|
let isCommutable = 0 in
|
2011-07-13 21:36:51 +00:00
|
|
|
defm ANDN : sse12_fp_packed_logical<0x55, "andn", X86andnp>;
|
2010-06-22 18:17:40 +00:00
|
|
|
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
// SSE 1 & 2 - Arithmetic Instructions
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
2010-07-12 22:41:32 +00:00
|
|
|
/// basic_sse12_fp_binop_xxx - SSE 1 & 2 binops come in both scalar and
|
2010-05-27 18:17:40 +00:00
|
|
|
/// vector forms.
|
2007-07-10 00:05:58 +00:00
|
|
|
///
|
|
|
|
/// In addition, we also have a special variant of the scalar form here to
|
|
|
|
/// represent the associated intrinsic operation. This form is unlike the
|
|
|
|
/// plain scalar form, in that it takes an entire vector (instead of a scalar)
|
2009-02-26 03:12:02 +00:00
|
|
|
/// and leaves the top elements unmodified (therefore these cannot be commuted).
|
2006-10-07 20:55:57 +00:00
|
|
|
///
|
2010-06-22 18:17:40 +00:00
|
|
|
/// These three forms can each be reg+reg or reg+mem.
|
2006-10-07 20:55:57 +00:00
|
|
|
///
|
2010-08-06 01:52:29 +00:00
|
|
|
|
|
|
|
/// FIXME: once all 256-bit intrinsics are matched, cleanup and refactor those
|
|
|
|
/// classes below
|
2010-07-12 22:41:32 +00:00
|
|
|
multiclass basic_sse12_fp_binop_s<bits<8> opc, string OpcodeStr, SDNode OpNode,
|
|
|
|
bit Is2Addr = 1> {
|
|
|
|
defm SS : sse12_fp_scalar<opc, !strconcat(OpcodeStr, "ss"),
|
|
|
|
OpNode, FR32, f32mem, Is2Addr>, XS;
|
|
|
|
defm SD : sse12_fp_scalar<opc, !strconcat(OpcodeStr, "sd"),
|
|
|
|
OpNode, FR64, f64mem, Is2Addr>, XD;
|
|
|
|
}
|
|
|
|
|
|
|
|
multiclass basic_sse12_fp_binop_p<bits<8> opc, string OpcodeStr, SDNode OpNode,
|
|
|
|
bit Is2Addr = 1> {
|
|
|
|
let mayLoad = 0 in {
|
|
|
|
defm PS : sse12_fp_packed<opc, !strconcat(OpcodeStr, "ps"), OpNode, VR128,
|
|
|
|
v4f32, f128mem, memopv4f32, SSEPackedSingle, Is2Addr>, TB;
|
|
|
|
defm PD : sse12_fp_packed<opc, !strconcat(OpcodeStr, "pd"), OpNode, VR128,
|
|
|
|
v2f64, f128mem, memopv2f64, SSEPackedDouble, Is2Addr>, TB, OpSize;
|
2010-06-12 03:12:14 +00:00
|
|
|
}
|
2006-02-21 19:26:52 +00:00
|
|
|
}
|
|
|
|
|
2010-07-12 23:04:15 +00:00
|
|
|
multiclass basic_sse12_fp_binop_p_y<bits<8> opc, string OpcodeStr,
|
|
|
|
SDNode OpNode> {
|
|
|
|
let mayLoad = 0 in {
|
|
|
|
defm PSY : sse12_fp_packed<opc, !strconcat(OpcodeStr, "ps"), OpNode, VR256,
|
|
|
|
v8f32, f256mem, memopv8f32, SSEPackedSingle, 0>, TB;
|
|
|
|
defm PDY : sse12_fp_packed<opc, !strconcat(OpcodeStr, "pd"), OpNode, VR256,
|
|
|
|
v4f64, f256mem, memopv4f64, SSEPackedDouble, 0>, TB, OpSize;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2010-07-12 22:41:32 +00:00
|
|
|
multiclass basic_sse12_fp_binop_s_int<bits<8> opc, string OpcodeStr,
|
2010-07-30 19:54:33 +00:00
|
|
|
bit Is2Addr = 1> {
|
2010-07-12 22:41:32 +00:00
|
|
|
defm SS : sse12_fp_scalar_int<opc, OpcodeStr, VR128,
|
|
|
|
!strconcat(OpcodeStr, "ss"), "", "_ss", ssmem, sse_load_f32, Is2Addr>, XS;
|
|
|
|
defm SD : sse12_fp_scalar_int<opc, OpcodeStr, VR128,
|
|
|
|
!strconcat(OpcodeStr, "sd"), "2", "_sd", sdmem, sse_load_f64, Is2Addr>, XD;
|
2010-06-17 23:05:30 +00:00
|
|
|
}
|
2006-10-07 20:35:44 +00:00
|
|
|
|
2010-07-12 22:41:32 +00:00
|
|
|
multiclass basic_sse12_fp_binop_p_int<bits<8> opc, string OpcodeStr,
|
2010-07-30 19:54:33 +00:00
|
|
|
bit Is2Addr = 1> {
|
2010-07-12 22:41:32 +00:00
|
|
|
defm PS : sse12_fp_packed_int<opc, OpcodeStr, VR128,
|
2010-08-06 01:52:29 +00:00
|
|
|
!strconcat(OpcodeStr, "ps"), "sse", "_ps", f128mem, memopv4f32,
|
2010-07-12 22:41:32 +00:00
|
|
|
SSEPackedSingle, Is2Addr>, TB;
|
2010-06-19 01:17:05 +00:00
|
|
|
|
2010-07-12 22:41:32 +00:00
|
|
|
defm PD : sse12_fp_packed_int<opc, OpcodeStr, VR128,
|
2010-08-06 01:52:29 +00:00
|
|
|
!strconcat(OpcodeStr, "pd"), "sse2", "_pd", f128mem, memopv2f64,
|
2010-07-12 22:41:32 +00:00
|
|
|
SSEPackedDouble, Is2Addr>, TB, OpSize;
|
|
|
|
}
|
2010-05-27 18:17:40 +00:00
|
|
|
|
2010-08-06 01:52:29 +00:00
|
|
|
multiclass basic_sse12_fp_binop_p_y_int<bits<8> opc, string OpcodeStr> {
|
|
|
|
defm PSY : sse12_fp_packed_int<opc, OpcodeStr, VR256,
|
|
|
|
!strconcat(OpcodeStr, "ps"), "avx", "_ps_256", f256mem, memopv8f32,
|
|
|
|
SSEPackedSingle, 0>, TB;
|
|
|
|
|
|
|
|
defm PDY : sse12_fp_packed_int<opc, OpcodeStr, VR256,
|
|
|
|
!strconcat(OpcodeStr, "pd"), "avx", "_pd_256", f256mem, memopv4f64,
|
|
|
|
SSEPackedDouble, 0>, TB, OpSize;
|
|
|
|
}
|
|
|
|
|
2010-07-12 23:04:15 +00:00
|
|
|
// Binary Arithmetic instructions
|
2011-04-29 05:40:18 +00:00
|
|
|
defm VADD : basic_sse12_fp_binop_s<0x58, "add", fadd, 0>,
|
2011-10-04 06:30:42 +00:00
|
|
|
basic_sse12_fp_binop_s_int<0x58, "add", 0>, VEX_4V, VEX_LIG;
|
|
|
|
defm VADD : basic_sse12_fp_binop_p<0x58, "add", fadd, 0>,
|
2011-04-29 05:40:18 +00:00
|
|
|
basic_sse12_fp_binop_p_y<0x58, "add", fadd>, VEX_4V;
|
|
|
|
defm VMUL : basic_sse12_fp_binop_s<0x59, "mul", fmul, 0>,
|
2011-10-04 06:30:42 +00:00
|
|
|
basic_sse12_fp_binop_s_int<0x59, "mul", 0>, VEX_4V, VEX_LIG;
|
|
|
|
defm VMUL : basic_sse12_fp_binop_p<0x59, "mul", fmul, 0>,
|
2011-04-29 05:40:18 +00:00
|
|
|
basic_sse12_fp_binop_p_y<0x59, "mul", fmul>, VEX_4V;
|
2010-07-12 22:41:32 +00:00
|
|
|
|
2011-04-29 05:40:18 +00:00
|
|
|
let isCommutable = 0 in {
|
|
|
|
defm VSUB : basic_sse12_fp_binop_s<0x5C, "sub", fsub, 0>,
|
2011-10-04 06:30:42 +00:00
|
|
|
basic_sse12_fp_binop_s_int<0x5C, "sub", 0>, VEX_4V, VEX_LIG;
|
|
|
|
defm VSUB : basic_sse12_fp_binop_p<0x5C, "sub", fsub, 0>,
|
2011-04-29 05:40:18 +00:00
|
|
|
basic_sse12_fp_binop_p_y<0x5C, "sub", fsub>, VEX_4V;
|
|
|
|
defm VDIV : basic_sse12_fp_binop_s<0x5E, "div", fdiv, 0>,
|
2011-10-04 06:30:42 +00:00
|
|
|
basic_sse12_fp_binop_s_int<0x5E, "div", 0>, VEX_4V, VEX_LIG;
|
|
|
|
defm VDIV : basic_sse12_fp_binop_p<0x5E, "div", fdiv, 0>,
|
2011-04-29 05:40:18 +00:00
|
|
|
basic_sse12_fp_binop_p_y<0x5E, "div", fdiv>, VEX_4V;
|
|
|
|
defm VMAX : basic_sse12_fp_binop_s<0x5F, "max", X86fmax, 0>,
|
2011-10-04 06:30:42 +00:00
|
|
|
basic_sse12_fp_binop_s_int<0x5F, "max", 0>, VEX_4V, VEX_LIG;
|
|
|
|
defm VMAX : basic_sse12_fp_binop_p<0x5F, "max", X86fmax, 0>,
|
2011-04-29 05:40:18 +00:00
|
|
|
basic_sse12_fp_binop_p_int<0x5F, "max", 0>,
|
|
|
|
basic_sse12_fp_binop_p_y<0x5F, "max", X86fmax>,
|
|
|
|
basic_sse12_fp_binop_p_y_int<0x5F, "max">, VEX_4V;
|
|
|
|
defm VMIN : basic_sse12_fp_binop_s<0x5D, "min", X86fmin, 0>,
|
2011-10-04 06:30:42 +00:00
|
|
|
basic_sse12_fp_binop_s_int<0x5D, "min", 0>, VEX_4V, VEX_LIG;
|
|
|
|
defm VMIN : basic_sse12_fp_binop_p<0x5D, "min", X86fmin, 0>,
|
2011-04-29 05:40:18 +00:00
|
|
|
basic_sse12_fp_binop_p_int<0x5D, "min", 0>,
|
|
|
|
basic_sse12_fp_binop_p_y_int<0x5D, "min">,
|
|
|
|
basic_sse12_fp_binop_p_y<0x5D, "min", X86fmin>, VEX_4V;
|
2007-07-10 00:05:58 +00:00
|
|
|
}
|
|
|
|
|
2010-07-12 22:41:32 +00:00
|
|
|
let Constraints = "$src1 = $dst" in {
|
|
|
|
defm ADD : basic_sse12_fp_binop_s<0x58, "add", fadd>,
|
|
|
|
basic_sse12_fp_binop_p<0x58, "add", fadd>,
|
|
|
|
basic_sse12_fp_binop_s_int<0x58, "add">;
|
|
|
|
defm MUL : basic_sse12_fp_binop_s<0x59, "mul", fmul>,
|
|
|
|
basic_sse12_fp_binop_p<0x59, "mul", fmul>,
|
|
|
|
basic_sse12_fp_binop_s_int<0x59, "mul">;
|
|
|
|
|
|
|
|
let isCommutable = 0 in {
|
|
|
|
defm SUB : basic_sse12_fp_binop_s<0x5C, "sub", fsub>,
|
|
|
|
basic_sse12_fp_binop_p<0x5C, "sub", fsub>,
|
|
|
|
basic_sse12_fp_binop_s_int<0x5C, "sub">;
|
|
|
|
defm DIV : basic_sse12_fp_binop_s<0x5E, "div", fdiv>,
|
|
|
|
basic_sse12_fp_binop_p<0x5E, "div", fdiv>,
|
|
|
|
basic_sse12_fp_binop_s_int<0x5E, "div">;
|
|
|
|
defm MAX : basic_sse12_fp_binop_s<0x5F, "max", X86fmax>,
|
|
|
|
basic_sse12_fp_binop_p<0x5F, "max", X86fmax>,
|
|
|
|
basic_sse12_fp_binop_s_int<0x5F, "max">,
|
|
|
|
basic_sse12_fp_binop_p_int<0x5F, "max">;
|
|
|
|
defm MIN : basic_sse12_fp_binop_s<0x5D, "min", X86fmin>,
|
|
|
|
basic_sse12_fp_binop_p<0x5D, "min", X86fmin>,
|
|
|
|
basic_sse12_fp_binop_s_int<0x5D, "min">,
|
|
|
|
basic_sse12_fp_binop_p_int<0x5D, "min">;
|
|
|
|
}
|
2010-06-18 01:12:56 +00:00
|
|
|
}
|
2007-05-02 23:11:52 +00:00
|
|
|
|
2010-06-29 01:33:09 +00:00
|
|
|
/// Unop Arithmetic
|
2007-07-10 00:05:58 +00:00
|
|
|
/// In addition, we also have a special variant of the scalar form here to
|
|
|
|
/// represent the associated intrinsic operation. This form is unlike the
|
|
|
|
/// plain scalar form, in that it takes an entire vector (instead of a
|
|
|
|
/// scalar) and leaves the top elements undefined.
|
|
|
|
///
|
|
|
|
/// And, we have a special variant form for a full-vector intrinsic form.
|
2010-06-29 01:33:09 +00:00
|
|
|
|
|
|
|
/// sse1_fp_unop_s - SSE1 unops in scalar form.
|
|
|
|
multiclass sse1_fp_unop_s<bits<8> opc, string OpcodeStr,
|
2010-06-29 17:26:30 +00:00
|
|
|
SDNode OpNode, Intrinsic F32Int> {
|
Change instruction description to split OperandList into OutOperandList and
InOperandList. This gives one piece of important information: # of results
produced by an instruction.
An example of the change:
def ADD32rr : I<0x01, MRMDestReg, (ops GR32:$dst, GR32:$src1, GR32:$src2),
"add{l} {$src2, $dst|$dst, $src2}",
[(set GR32:$dst, (add GR32:$src1, GR32:$src2))]>;
=>
def ADD32rr : I<0x01, MRMDestReg, (outs GR32:$dst), (ins GR32:$src1, GR32:$src2),
"add{l} {$src2, $dst|$dst, $src2}",
[(set GR32:$dst, (add GR32:$src1, GR32:$src2))]>;
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@40033 91177308-0d34-0410-b5e6-96231b3b80d8
2007-07-19 01:14:50 +00:00
|
|
|
def SSr : SSI<opc, MRMSrcReg, (outs FR32:$dst), (ins FR32:$src),
|
2007-07-31 20:11:57 +00:00
|
|
|
!strconcat(OpcodeStr, "ss\t{$src, $dst|$dst, $src}"),
|
2010-06-29 01:33:09 +00:00
|
|
|
[(set FR32:$dst, (OpNode FR32:$src))]>;
|
2010-07-12 20:46:04 +00:00
|
|
|
// For scalar unary operations, fold a load into the operation
|
|
|
|
// only in OptForSize mode. It eliminates an instruction, but it also
|
|
|
|
// eliminates a whole-register clobber (the load), so it introduces a
|
|
|
|
// partial register update condition.
|
2009-12-18 07:40:29 +00:00
|
|
|
def SSm : I<opc, MRMSrcMem, (outs FR32:$dst), (ins f32mem:$src),
|
2007-07-31 20:11:57 +00:00
|
|
|
!strconcat(OpcodeStr, "ss\t{$src, $dst|$dst, $src}"),
|
2009-12-18 07:40:29 +00:00
|
|
|
[(set FR32:$dst, (OpNode (load addr:$src)))]>, XS,
|
2009-12-22 17:47:23 +00:00
|
|
|
Requires<[HasSSE1, OptForSize]>;
|
Change instruction description to split OperandList into OutOperandList and
InOperandList. This gives one piece of important information: # of results
produced by an instruction.
An example of the change:
def ADD32rr : I<0x01, MRMDestReg, (ops GR32:$dst, GR32:$src1, GR32:$src2),
"add{l} {$src2, $dst|$dst, $src2}",
[(set GR32:$dst, (add GR32:$src1, GR32:$src2))]>;
=>
def ADD32rr : I<0x01, MRMDestReg, (outs GR32:$dst), (ins GR32:$src1, GR32:$src2),
"add{l} {$src2, $dst|$dst, $src2}",
[(set GR32:$dst, (add GR32:$src1, GR32:$src2))]>;
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@40033 91177308-0d34-0410-b5e6-96231b3b80d8
2007-07-19 01:14:50 +00:00
|
|
|
def SSr_Int : SSI<opc, MRMSrcReg, (outs VR128:$dst), (ins VR128:$src),
|
2007-07-31 20:11:57 +00:00
|
|
|
!strconcat(OpcodeStr, "ss\t{$src, $dst|$dst, $src}"),
|
2010-06-29 01:33:09 +00:00
|
|
|
[(set VR128:$dst, (F32Int VR128:$src))]>;
|
Change instruction description to split OperandList into OutOperandList and
InOperandList. This gives one piece of important information: # of results
produced by an instruction.
An example of the change:
def ADD32rr : I<0x01, MRMDestReg, (ops GR32:$dst, GR32:$src1, GR32:$src2),
"add{l} {$src2, $dst|$dst, $src2}",
[(set GR32:$dst, (add GR32:$src1, GR32:$src2))]>;
=>
def ADD32rr : I<0x01, MRMDestReg, (outs GR32:$dst), (ins GR32:$src1, GR32:$src2),
"add{l} {$src2, $dst|$dst, $src2}",
[(set GR32:$dst, (add GR32:$src1, GR32:$src2))]>;
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@40033 91177308-0d34-0410-b5e6-96231b3b80d8
2007-07-19 01:14:50 +00:00
|
|
|
def SSm_Int : SSI<opc, MRMSrcMem, (outs VR128:$dst), (ins ssmem:$src),
|
2007-07-31 20:11:57 +00:00
|
|
|
!strconcat(OpcodeStr, "ss\t{$src, $dst|$dst, $src}"),
|
2007-07-10 00:05:58 +00:00
|
|
|
[(set VR128:$dst, (F32Int sse_load_f32:$src))]>;
|
2010-06-29 01:33:09 +00:00
|
|
|
}
|
2007-05-02 23:11:52 +00:00
|
|
|
|
2010-06-29 17:26:30 +00:00
|
|
|
/// sse1_fp_unop_s_avx - AVX SSE1 unops in scalar form.
|
2011-08-18 23:59:21 +00:00
|
|
|
multiclass sse1_fp_unop_s_avx<bits<8> opc, string OpcodeStr> {
|
2010-06-29 17:26:30 +00:00
|
|
|
def SSr : SSI<opc, MRMSrcReg, (outs FR32:$dst), (ins FR32:$src1, FR32:$src2),
|
2010-07-30 19:54:33 +00:00
|
|
|
!strconcat(OpcodeStr,
|
2010-06-29 17:26:30 +00:00
|
|
|
"ss\t{$src2, $src1, $dst|$dst, $src1, $src2}"), []>;
|
2011-09-16 23:41:29 +00:00
|
|
|
let mayLoad = 1 in
|
2011-08-18 23:59:21 +00:00
|
|
|
def SSm : SSI<opc, MRMSrcMem, (outs FR32:$dst), (ins FR32:$src1,f32mem:$src2),
|
2010-07-30 19:54:33 +00:00
|
|
|
!strconcat(OpcodeStr,
|
2011-08-18 23:59:21 +00:00
|
|
|
"ss\t{$src2, $src1, $dst|$dst, $src1, $src2}"), []>;
|
|
|
|
def SSm_Int : SSI<opc, MRMSrcMem, (outs VR128:$dst),
|
2011-11-29 15:00:45 +00:00
|
|
|
(ins VR128:$src1, ssmem:$src2),
|
2010-07-30 19:54:33 +00:00
|
|
|
!strconcat(OpcodeStr,
|
2011-08-18 23:59:21 +00:00
|
|
|
"ss\t{$src2, $src1, $dst|$dst, $src1, $src2}"), []>;
|
2010-06-29 17:26:30 +00:00
|
|
|
}
|
|
|
|
|
2010-07-13 01:53:31 +00:00
|
|
|
/// sse1_fp_unop_p - SSE1 unops in packed form.
|
|
|
|
multiclass sse1_fp_unop_p<bits<8> opc, string OpcodeStr, SDNode OpNode> {
|
|
|
|
def PSr : PSI<opc, MRMSrcReg, (outs VR128:$dst), (ins VR128:$src),
|
|
|
|
!strconcat(OpcodeStr, "ps\t{$src, $dst|$dst, $src}"),
|
|
|
|
[(set VR128:$dst, (v4f32 (OpNode VR128:$src)))]>;
|
|
|
|
def PSm : PSI<opc, MRMSrcMem, (outs VR128:$dst), (ins f128mem:$src),
|
|
|
|
!strconcat(OpcodeStr, "ps\t{$src, $dst|$dst, $src}"),
|
|
|
|
[(set VR128:$dst, (OpNode (memopv4f32 addr:$src)))]>;
|
|
|
|
}
|
|
|
|
|
|
|
|
/// sse1_fp_unop_p_y - AVX 256-bit SSE1 unops in packed form.
|
|
|
|
multiclass sse1_fp_unop_p_y<bits<8> opc, string OpcodeStr, SDNode OpNode> {
|
|
|
|
def PSYr : PSI<opc, MRMSrcReg, (outs VR256:$dst), (ins VR256:$src),
|
|
|
|
!strconcat(OpcodeStr, "ps\t{$src, $dst|$dst, $src}"),
|
|
|
|
[(set VR256:$dst, (v8f32 (OpNode VR256:$src)))]>;
|
|
|
|
def PSYm : PSI<opc, MRMSrcMem, (outs VR256:$dst), (ins f256mem:$src),
|
|
|
|
!strconcat(OpcodeStr, "ps\t{$src, $dst|$dst, $src}"),
|
|
|
|
[(set VR256:$dst, (OpNode (memopv8f32 addr:$src)))]>;
|
|
|
|
}
|
|
|
|
|
|
|
|
/// sse1_fp_unop_p_int - SSE1 intrinsics unops in packed forms.
|
|
|
|
multiclass sse1_fp_unop_p_int<bits<8> opc, string OpcodeStr,
|
|
|
|
Intrinsic V4F32Int> {
|
|
|
|
def PSr_Int : PSI<opc, MRMSrcReg, (outs VR128:$dst), (ins VR128:$src),
|
|
|
|
!strconcat(OpcodeStr, "ps\t{$src, $dst|$dst, $src}"),
|
|
|
|
[(set VR128:$dst, (V4F32Int VR128:$src))]>;
|
|
|
|
def PSm_Int : PSI<opc, MRMSrcMem, (outs VR128:$dst), (ins f128mem:$src),
|
|
|
|
!strconcat(OpcodeStr, "ps\t{$src, $dst|$dst, $src}"),
|
|
|
|
[(set VR128:$dst, (V4F32Int (memopv4f32 addr:$src)))]>;
|
|
|
|
}
|
|
|
|
|
2010-08-06 01:52:29 +00:00
|
|
|
/// sse1_fp_unop_p_y_int - AVX 256-bit intrinsics unops in packed forms.
|
|
|
|
multiclass sse1_fp_unop_p_y_int<bits<8> opc, string OpcodeStr,
|
|
|
|
Intrinsic V4F32Int> {
|
|
|
|
def PSYr_Int : PSI<opc, MRMSrcReg, (outs VR256:$dst), (ins VR256:$src),
|
|
|
|
!strconcat(OpcodeStr, "ps\t{$src, $dst|$dst, $src}"),
|
|
|
|
[(set VR256:$dst, (V4F32Int VR256:$src))]>;
|
|
|
|
def PSYm_Int : PSI<opc, MRMSrcMem, (outs VR256:$dst), (ins f256mem:$src),
|
|
|
|
!strconcat(OpcodeStr, "ps\t{$src, $dst|$dst, $src}"),
|
|
|
|
[(set VR256:$dst, (V4F32Int (memopv8f32 addr:$src)))]>;
|
|
|
|
}
|
2010-07-13 01:53:31 +00:00
|
|
|
|
2010-06-29 01:33:09 +00:00
|
|
|
/// sse2_fp_unop_s - SSE2 unops in scalar form.
|
|
|
|
multiclass sse2_fp_unop_s<bits<8> opc, string OpcodeStr,
|
|
|
|
SDNode OpNode, Intrinsic F64Int> {
|
|
|
|
def SDr : SDI<opc, MRMSrcReg, (outs FR64:$dst), (ins FR64:$src),
|
|
|
|
!strconcat(OpcodeStr, "sd\t{$src, $dst|$dst, $src}"),
|
|
|
|
[(set FR64:$dst, (OpNode FR64:$src))]>;
|
2010-07-12 20:46:04 +00:00
|
|
|
// See the comments in sse1_fp_unop_s for why this is OptForSize.
|
|
|
|
def SDm : I<opc, MRMSrcMem, (outs FR64:$dst), (ins f64mem:$src),
|
2010-06-29 01:33:09 +00:00
|
|
|
!strconcat(OpcodeStr, "sd\t{$src, $dst|$dst, $src}"),
|
2010-07-12 20:46:04 +00:00
|
|
|
[(set FR64:$dst, (OpNode (load addr:$src)))]>, XD,
|
|
|
|
Requires<[HasSSE2, OptForSize]>;
|
2010-06-29 01:33:09 +00:00
|
|
|
def SDr_Int : SDI<opc, MRMSrcReg, (outs VR128:$dst), (ins VR128:$src),
|
|
|
|
!strconcat(OpcodeStr, "sd\t{$src, $dst|$dst, $src}"),
|
|
|
|
[(set VR128:$dst, (F64Int VR128:$src))]>;
|
|
|
|
def SDm_Int : SDI<opc, MRMSrcMem, (outs VR128:$dst), (ins sdmem:$src),
|
|
|
|
!strconcat(OpcodeStr, "sd\t{$src, $dst|$dst, $src}"),
|
|
|
|
[(set VR128:$dst, (F64Int sse_load_f64:$src))]>;
|
|
|
|
}
|
|
|
|
|
2010-06-29 17:26:30 +00:00
|
|
|
/// sse2_fp_unop_s_avx - AVX SSE2 unops in scalar form.
|
2011-08-18 23:59:21 +00:00
|
|
|
multiclass sse2_fp_unop_s_avx<bits<8> opc, string OpcodeStr> {
|
2011-11-14 06:46:21 +00:00
|
|
|
let neverHasSideEffects = 1 in {
|
2010-07-30 19:54:33 +00:00
|
|
|
def SDr : SDI<opc, MRMSrcReg, (outs FR64:$dst), (ins FR64:$src1, FR64:$src2),
|
|
|
|
!strconcat(OpcodeStr,
|
|
|
|
"sd\t{$src2, $src1, $dst|$dst, $src1, $src2}"), []>;
|
2011-11-14 06:46:21 +00:00
|
|
|
let mayLoad = 1 in
|
2011-08-18 23:59:21 +00:00
|
|
|
def SDm : SDI<opc, MRMSrcMem, (outs FR64:$dst), (ins FR64:$src1,f64mem:$src2),
|
|
|
|
!strconcat(OpcodeStr,
|
|
|
|
"sd\t{$src2, $src1, $dst|$dst, $src1, $src2}"), []>;
|
2011-11-14 06:46:21 +00:00
|
|
|
}
|
2011-08-18 23:59:21 +00:00
|
|
|
def SDm_Int : SDI<opc, MRMSrcMem, (outs VR128:$dst),
|
|
|
|
(ins VR128:$src1, sdmem:$src2),
|
2010-07-30 19:54:33 +00:00
|
|
|
!strconcat(OpcodeStr,
|
|
|
|
"sd\t{$src2, $src1, $dst|$dst, $src1, $src2}"), []>;
|
2010-06-29 17:26:30 +00:00
|
|
|
}
|
|
|
|
|
2010-07-13 01:53:31 +00:00
|
|
|
/// sse2_fp_unop_p - SSE2 unops in vector forms.
|
|
|
|
multiclass sse2_fp_unop_p<bits<8> opc, string OpcodeStr,
|
|
|
|
SDNode OpNode> {
|
|
|
|
def PDr : PDI<opc, MRMSrcReg, (outs VR128:$dst), (ins VR128:$src),
|
|
|
|
!strconcat(OpcodeStr, "pd\t{$src, $dst|$dst, $src}"),
|
|
|
|
[(set VR128:$dst, (v2f64 (OpNode VR128:$src)))]>;
|
|
|
|
def PDm : PDI<opc, MRMSrcMem, (outs VR128:$dst), (ins f128mem:$src),
|
|
|
|
!strconcat(OpcodeStr, "pd\t{$src, $dst|$dst, $src}"),
|
|
|
|
[(set VR128:$dst, (OpNode (memopv2f64 addr:$src)))]>;
|
|
|
|
}
|
2010-06-29 17:26:30 +00:00
|
|
|
|
2010-07-13 01:53:31 +00:00
|
|
|
/// sse2_fp_unop_p_y - AVX SSE2 256-bit unops in vector forms.
|
|
|
|
multiclass sse2_fp_unop_p_y<bits<8> opc, string OpcodeStr, SDNode OpNode> {
|
|
|
|
def PDYr : PDI<opc, MRMSrcReg, (outs VR256:$dst), (ins VR256:$src),
|
|
|
|
!strconcat(OpcodeStr, "pd\t{$src, $dst|$dst, $src}"),
|
|
|
|
[(set VR256:$dst, (v4f64 (OpNode VR256:$src)))]>;
|
|
|
|
def PDYm : PDI<opc, MRMSrcMem, (outs VR256:$dst), (ins f256mem:$src),
|
|
|
|
!strconcat(OpcodeStr, "pd\t{$src, $dst|$dst, $src}"),
|
|
|
|
[(set VR256:$dst, (OpNode (memopv4f64 addr:$src)))]>;
|
|
|
|
}
|
2010-06-29 17:26:30 +00:00
|
|
|
|
2010-07-13 01:53:31 +00:00
|
|
|
/// sse2_fp_unop_p_int - SSE2 intrinsic unops in vector forms.
|
|
|
|
multiclass sse2_fp_unop_p_int<bits<8> opc, string OpcodeStr,
|
|
|
|
Intrinsic V2F64Int> {
|
|
|
|
def PDr_Int : PDI<opc, MRMSrcReg, (outs VR128:$dst), (ins VR128:$src),
|
|
|
|
!strconcat(OpcodeStr, "pd\t{$src, $dst|$dst, $src}"),
|
|
|
|
[(set VR128:$dst, (V2F64Int VR128:$src))]>;
|
|
|
|
def PDm_Int : PDI<opc, MRMSrcMem, (outs VR128:$dst), (ins f128mem:$src),
|
|
|
|
!strconcat(OpcodeStr, "pd\t{$src, $dst|$dst, $src}"),
|
|
|
|
[(set VR128:$dst, (V2F64Int (memopv2f64 addr:$src)))]>;
|
|
|
|
}
|
|
|
|
|
2010-08-06 01:52:29 +00:00
|
|
|
/// sse2_fp_unop_p_y_int - AVX 256-bit intrinsic unops in vector forms.
|
|
|
|
multiclass sse2_fp_unop_p_y_int<bits<8> opc, string OpcodeStr,
|
|
|
|
Intrinsic V2F64Int> {
|
|
|
|
def PDYr_Int : PDI<opc, MRMSrcReg, (outs VR256:$dst), (ins VR256:$src),
|
|
|
|
!strconcat(OpcodeStr, "pd\t{$src, $dst|$dst, $src}"),
|
|
|
|
[(set VR256:$dst, (V2F64Int VR256:$src))]>;
|
|
|
|
def PDYm_Int : PDI<opc, MRMSrcMem, (outs VR256:$dst), (ins f256mem:$src),
|
|
|
|
!strconcat(OpcodeStr, "pd\t{$src, $dst|$dst, $src}"),
|
|
|
|
[(set VR256:$dst, (V2F64Int (memopv4f64 addr:$src)))]>;
|
|
|
|
}
|
|
|
|
|
2011-04-29 05:40:18 +00:00
|
|
|
let Predicates = [HasAVX] in {
|
2010-07-13 01:53:31 +00:00
|
|
|
// Square root.
|
2011-08-18 23:59:21 +00:00
|
|
|
defm VSQRT : sse1_fp_unop_s_avx<0x51, "vsqrt">,
|
2011-10-04 06:30:42 +00:00
|
|
|
sse2_fp_unop_s_avx<0x51, "vsqrt">, VEX_4V, VEX_LIG;
|
2010-07-13 01:53:31 +00:00
|
|
|
|
|
|
|
defm VSQRT : sse1_fp_unop_p<0x51, "vsqrt", fsqrt>,
|
|
|
|
sse2_fp_unop_p<0x51, "vsqrt", fsqrt>,
|
|
|
|
sse1_fp_unop_p_y<0x51, "vsqrt", fsqrt>,
|
|
|
|
sse2_fp_unop_p_y<0x51, "vsqrt", fsqrt>,
|
2010-08-06 01:52:29 +00:00
|
|
|
sse1_fp_unop_p_int<0x51, "vsqrt", int_x86_sse_sqrt_ps>,
|
2010-07-30 19:54:33 +00:00
|
|
|
sse2_fp_unop_p_int<0x51, "vsqrt", int_x86_sse2_sqrt_pd>,
|
2010-08-06 01:52:29 +00:00
|
|
|
sse1_fp_unop_p_y_int<0x51, "vsqrt", int_x86_avx_sqrt_ps_256>,
|
|
|
|
sse2_fp_unop_p_y_int<0x51, "vsqrt", int_x86_avx_sqrt_pd_256>,
|
2010-07-13 01:53:31 +00:00
|
|
|
VEX;
|
|
|
|
|
2010-06-29 17:26:30 +00:00
|
|
|
// Reciprocal approximations. Note that these typically require refinement
|
|
|
|
// in order to obtain suitable precision.
|
2011-10-04 06:30:42 +00:00
|
|
|
defm VRSQRT : sse1_fp_unop_s_avx<0x52, "vrsqrt">, VEX_4V, VEX_LIG;
|
2010-07-13 01:53:31 +00:00
|
|
|
defm VRSQRT : sse1_fp_unop_p<0x52, "vrsqrt", X86frsqrt>,
|
2010-07-30 19:54:33 +00:00
|
|
|
sse1_fp_unop_p_y<0x52, "vrsqrt", X86frsqrt>,
|
2010-08-06 01:52:29 +00:00
|
|
|
sse1_fp_unop_p_y_int<0x52, "vrsqrt", int_x86_avx_rsqrt_ps_256>,
|
2010-07-30 19:54:33 +00:00
|
|
|
sse1_fp_unop_p_int<0x52, "vrsqrt", int_x86_sse_rsqrt_ps>, VEX;
|
2010-07-13 01:53:31 +00:00
|
|
|
|
2011-10-04 06:30:42 +00:00
|
|
|
defm VRCP : sse1_fp_unop_s_avx<0x53, "vrcp">, VEX_4V, VEX_LIG;
|
2010-07-13 01:53:31 +00:00
|
|
|
defm VRCP : sse1_fp_unop_p<0x53, "vrcp", X86frcp>,
|
2010-07-30 19:54:33 +00:00
|
|
|
sse1_fp_unop_p_y<0x53, "vrcp", X86frcp>,
|
2010-08-06 01:52:29 +00:00
|
|
|
sse1_fp_unop_p_y_int<0x53, "vrcp", int_x86_avx_rcp_ps_256>,
|
2010-07-30 19:54:33 +00:00
|
|
|
sse1_fp_unop_p_int<0x53, "vrcp", int_x86_sse_rcp_ps>, VEX;
|
2010-06-29 17:26:30 +00:00
|
|
|
}
|
|
|
|
|
2012-01-10 06:30:56 +00:00
|
|
|
let AddedComplexity = 1 in {
|
2011-07-18 17:51:40 +00:00
|
|
|
def : Pat<(f32 (fsqrt FR32:$src)),
|
|
|
|
(VSQRTSSr (f32 (IMPLICIT_DEF)), FR32:$src)>, Requires<[HasAVX]>;
|
2011-08-18 23:59:21 +00:00
|
|
|
def : Pat<(f32 (fsqrt (load addr:$src))),
|
|
|
|
(VSQRTSSm (f32 (IMPLICIT_DEF)), addr:$src)>,
|
|
|
|
Requires<[HasAVX, OptForSize]>;
|
2011-07-18 17:51:40 +00:00
|
|
|
def : Pat<(f64 (fsqrt FR64:$src)),
|
|
|
|
(VSQRTSDr (f64 (IMPLICIT_DEF)), FR64:$src)>, Requires<[HasAVX]>;
|
|
|
|
def : Pat<(f64 (fsqrt (load addr:$src))),
|
|
|
|
(VSQRTSDm (f64 (IMPLICIT_DEF)), addr:$src)>,
|
|
|
|
Requires<[HasAVX, OptForSize]>;
|
2011-08-18 23:59:21 +00:00
|
|
|
|
|
|
|
def : Pat<(f32 (X86frsqrt FR32:$src)),
|
|
|
|
(VRSQRTSSr (f32 (IMPLICIT_DEF)), FR32:$src)>, Requires<[HasAVX]>;
|
|
|
|
def : Pat<(f32 (X86frsqrt (load addr:$src))),
|
|
|
|
(VRSQRTSSm (f32 (IMPLICIT_DEF)), addr:$src)>,
|
2011-07-18 17:51:40 +00:00
|
|
|
Requires<[HasAVX, OptForSize]>;
|
|
|
|
|
2011-08-18 23:59:21 +00:00
|
|
|
def : Pat<(f32 (X86frcp FR32:$src)),
|
|
|
|
(VRCPSSr (f32 (IMPLICIT_DEF)), FR32:$src)>, Requires<[HasAVX]>;
|
|
|
|
def : Pat<(f32 (X86frcp (load addr:$src))),
|
|
|
|
(VRCPSSm (f32 (IMPLICIT_DEF)), addr:$src)>,
|
|
|
|
Requires<[HasAVX, OptForSize]>;
|
2012-01-10 06:30:56 +00:00
|
|
|
}
|
2011-08-18 23:59:21 +00:00
|
|
|
|
2012-01-10 06:30:56 +00:00
|
|
|
let Predicates = [HasAVX], AddedComplexity = 1 in {
|
2011-09-03 00:46:40 +00:00
|
|
|
def : Pat<(int_x86_sse_sqrt_ss VR128:$src),
|
|
|
|
(INSERT_SUBREG (v4f32 (IMPLICIT_DEF)),
|
|
|
|
(VSQRTSSr (f32 (IMPLICIT_DEF)),
|
|
|
|
(EXTRACT_SUBREG (v4f32 VR128:$src), sub_ss)),
|
|
|
|
sub_ss)>;
|
|
|
|
def : Pat<(int_x86_sse_sqrt_ss sse_load_f32:$src),
|
|
|
|
(VSQRTSSm_Int (v4f32 (IMPLICIT_DEF)), sse_load_f32:$src)>;
|
|
|
|
|
|
|
|
def : Pat<(int_x86_sse2_sqrt_sd VR128:$src),
|
|
|
|
(INSERT_SUBREG (v2f64 (IMPLICIT_DEF)),
|
|
|
|
(VSQRTSDr (f64 (IMPLICIT_DEF)),
|
|
|
|
(EXTRACT_SUBREG (v2f64 VR128:$src), sub_sd)),
|
|
|
|
sub_sd)>;
|
|
|
|
def : Pat<(int_x86_sse2_sqrt_sd sse_load_f64:$src),
|
|
|
|
(VSQRTSDm_Int (v2f64 (IMPLICIT_DEF)), sse_load_f64:$src)>;
|
|
|
|
|
|
|
|
def : Pat<(int_x86_sse_rsqrt_ss VR128:$src),
|
|
|
|
(INSERT_SUBREG (v4f32 (IMPLICIT_DEF)),
|
|
|
|
(VRSQRTSSr (f32 (IMPLICIT_DEF)),
|
|
|
|
(EXTRACT_SUBREG (v4f32 VR128:$src), sub_ss)),
|
|
|
|
sub_ss)>;
|
|
|
|
def : Pat<(int_x86_sse_rsqrt_ss sse_load_f32:$src),
|
|
|
|
(VRSQRTSSm_Int (v4f32 (IMPLICIT_DEF)), sse_load_f32:$src)>;
|
|
|
|
|
|
|
|
def : Pat<(int_x86_sse_rcp_ss VR128:$src),
|
|
|
|
(INSERT_SUBREG (v4f32 (IMPLICIT_DEF)),
|
|
|
|
(VRCPSSr (f32 (IMPLICIT_DEF)),
|
|
|
|
(EXTRACT_SUBREG (v4f32 VR128:$src), sub_ss)),
|
|
|
|
sub_ss)>;
|
|
|
|
def : Pat<(int_x86_sse_rcp_ss sse_load_f32:$src),
|
|
|
|
(VRCPSSm_Int (v4f32 (IMPLICIT_DEF)), sse_load_f32:$src)>;
|
2011-08-18 23:59:21 +00:00
|
|
|
}
|
|
|
|
|
2007-07-10 00:05:58 +00:00
|
|
|
// Square root.
|
2010-06-29 01:33:09 +00:00
|
|
|
defm SQRT : sse1_fp_unop_s<0x51, "sqrt", fsqrt, int_x86_sse_sqrt_ss>,
|
2010-07-13 01:53:31 +00:00
|
|
|
sse1_fp_unop_p<0x51, "sqrt", fsqrt>,
|
|
|
|
sse1_fp_unop_p_int<0x51, "sqrt", int_x86_sse_sqrt_ps>,
|
2010-06-29 01:33:09 +00:00
|
|
|
sse2_fp_unop_s<0x51, "sqrt", fsqrt, int_x86_sse2_sqrt_sd>,
|
2010-07-13 01:53:31 +00:00
|
|
|
sse2_fp_unop_p<0x51, "sqrt", fsqrt>,
|
|
|
|
sse2_fp_unop_p_int<0x51, "sqrt", int_x86_sse2_sqrt_pd>;
|
2007-07-10 00:05:58 +00:00
|
|
|
|
|
|
|
// Reciprocal approximations. Note that these typically require refinement
|
|
|
|
// in order to obtain suitable precision.
|
2010-06-29 01:33:09 +00:00
|
|
|
defm RSQRT : sse1_fp_unop_s<0x52, "rsqrt", X86frsqrt, int_x86_sse_rsqrt_ss>,
|
2010-07-13 01:53:31 +00:00
|
|
|
sse1_fp_unop_p<0x52, "rsqrt", X86frsqrt>,
|
|
|
|
sse1_fp_unop_p_int<0x52, "rsqrt", int_x86_sse_rsqrt_ps>;
|
2010-06-29 01:33:09 +00:00
|
|
|
defm RCP : sse1_fp_unop_s<0x53, "rcp", X86frcp, int_x86_sse_rcp_ss>,
|
2010-07-13 01:53:31 +00:00
|
|
|
sse1_fp_unop_p<0x53, "rcp", X86frcp>,
|
|
|
|
sse1_fp_unop_p_int<0x53, "rcp", int_x86_sse_rcp_ps>;
|
2007-07-10 00:05:58 +00:00
|
|
|
|
2010-06-29 20:35:48 +00:00
|
|
|
// There is no f64 version of the reciprocal approximation instructions.
|
|
|
|
|
2010-06-29 17:42:37 +00:00
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
// SSE 1 & 2 - Non-temporal stores
|
|
|
|
//===----------------------------------------------------------------------===//
|
2007-05-02 23:11:52 +00:00
|
|
|
|
2011-04-29 05:40:18 +00:00
|
|
|
let AddedComplexity = 400 in { // Prefer non-temporal versions
|
|
|
|
def VMOVNTPSmr : VPSI<0x2B, MRMDestMem, (outs),
|
|
|
|
(ins f128mem:$dst, VR128:$src),
|
|
|
|
"movntps\t{$src, $dst|$dst, $src}",
|
|
|
|
[(alignednontemporalstore (v4f32 VR128:$src),
|
|
|
|
addr:$dst)]>, VEX;
|
|
|
|
def VMOVNTPDmr : VPDI<0x2B, MRMDestMem, (outs),
|
2010-06-29 18:22:01 +00:00
|
|
|
(ins f128mem:$dst, VR128:$src),
|
2011-04-29 05:40:18 +00:00
|
|
|
"movntpd\t{$src, $dst|$dst, $src}",
|
|
|
|
[(alignednontemporalstore (v2f64 VR128:$src),
|
|
|
|
addr:$dst)]>, VEX;
|
2011-05-03 21:11:17 +00:00
|
|
|
|
2011-04-29 05:40:18 +00:00
|
|
|
let ExeDomain = SSEPackedInt in
|
2011-05-03 21:11:17 +00:00
|
|
|
def VMOVNTDQmr : VPDI<0xE7, MRMDestMem, (outs),
|
|
|
|
(ins f128mem:$dst, VR128:$src),
|
|
|
|
"movntdq\t{$src, $dst|$dst, $src}",
|
2012-01-09 06:52:46 +00:00
|
|
|
[(alignednontemporalstore (v2i64 VR128:$src),
|
2011-05-03 21:11:17 +00:00
|
|
|
addr:$dst)]>, VEX;
|
|
|
|
|
|
|
|
def : Pat<(alignednontemporalstore (v2i64 VR128:$src), addr:$dst),
|
2011-05-14 00:30:01 +00:00
|
|
|
(VMOVNTDQmr addr:$dst, VR128:$src)>, Requires<[HasAVX]>;
|
2011-04-29 05:40:18 +00:00
|
|
|
|
|
|
|
def VMOVNTPSYmr : VPSI<0x2B, MRMDestMem, (outs),
|
|
|
|
(ins f256mem:$dst, VR256:$src),
|
|
|
|
"movntps\t{$src, $dst|$dst, $src}",
|
|
|
|
[(alignednontemporalstore (v8f32 VR256:$src),
|
|
|
|
addr:$dst)]>, VEX;
|
|
|
|
def VMOVNTPDYmr : VPDI<0x2B, MRMDestMem, (outs),
|
|
|
|
(ins f256mem:$dst, VR256:$src),
|
|
|
|
"movntpd\t{$src, $dst|$dst, $src}",
|
|
|
|
[(alignednontemporalstore (v4f64 VR256:$src),
|
|
|
|
addr:$dst)]>, VEX;
|
|
|
|
let ExeDomain = SSEPackedInt in
|
|
|
|
def VMOVNTDQYmr : VPDI<0xE7, MRMDestMem, (outs),
|
|
|
|
(ins f256mem:$dst, VR256:$src),
|
|
|
|
"movntdq\t{$src, $dst|$dst, $src}",
|
2012-01-09 06:52:46 +00:00
|
|
|
[(alignednontemporalstore (v4i64 VR256:$src),
|
2011-04-29 05:40:18 +00:00
|
|
|
addr:$dst)]>, VEX;
|
2010-06-29 18:22:01 +00:00
|
|
|
}
|
|
|
|
|
2010-08-10 02:49:24 +00:00
|
|
|
def : Pat<(int_x86_avx_movnt_dq_256 addr:$dst, VR256:$src),
|
|
|
|
(VMOVNTDQYmr addr:$dst, VR256:$src)>;
|
|
|
|
def : Pat<(int_x86_avx_movnt_pd_256 addr:$dst, VR256:$src),
|
|
|
|
(VMOVNTPDYmr addr:$dst, VR256:$src)>;
|
|
|
|
def : Pat<(int_x86_avx_movnt_ps_256 addr:$dst, VR256:$src),
|
|
|
|
(VMOVNTPSYmr addr:$dst, VR256:$src)>;
|
|
|
|
|
2010-02-16 20:50:18 +00:00
|
|
|
let AddedComplexity = 400 in { // Prefer non-temporal versions
|
|
|
|
def MOVNTPSmr : PSI<0x2B, MRMDestMem, (outs), (ins f128mem:$dst, VR128:$src),
|
|
|
|
"movntps\t{$src, $dst|$dst, $src}",
|
|
|
|
[(alignednontemporalstore (v4f32 VR128:$src), addr:$dst)]>;
|
2010-06-29 17:42:37 +00:00
|
|
|
def MOVNTPDmr : PDI<0x2B, MRMDestMem, (outs), (ins f128mem:$dst, VR128:$src),
|
|
|
|
"movntpd\t{$src, $dst|$dst, $src}",
|
|
|
|
[(alignednontemporalstore(v2f64 VR128:$src), addr:$dst)]>;
|
2010-02-16 20:50:18 +00:00
|
|
|
|
2010-06-29 18:22:01 +00:00
|
|
|
let ExeDomain = SSEPackedInt in
|
|
|
|
def MOVNTDQmr : PDI<0xE7, MRMDestMem, (outs), (ins f128mem:$dst, VR128:$src),
|
|
|
|
"movntdq\t{$src, $dst|$dst, $src}",
|
2012-01-09 06:52:46 +00:00
|
|
|
[(alignednontemporalstore (v2i64 VR128:$src), addr:$dst)]>;
|
2010-06-29 18:22:01 +00:00
|
|
|
|
2011-05-03 21:11:17 +00:00
|
|
|
def : Pat<(alignednontemporalstore (v2i64 VR128:$src), addr:$dst),
|
2011-09-03 00:46:49 +00:00
|
|
|
(MOVNTDQmr addr:$dst, VR128:$src)>, Requires<[HasSSE2]>;
|
2011-05-03 21:11:17 +00:00
|
|
|
|
2010-06-29 18:22:01 +00:00
|
|
|
// There is no AVX form for instructions below this point
|
2010-02-16 20:50:18 +00:00
|
|
|
def MOVNTImr : I<0xC3, MRMDestMem, (outs), (ins i32mem:$dst, GR32:$src),
|
2011-06-23 21:07:47 +00:00
|
|
|
"movnti{l}\t{$src, $dst|$dst, $src}",
|
2010-02-16 20:50:18 +00:00
|
|
|
[(nontemporalstore (i32 GR32:$src), addr:$dst)]>,
|
2012-01-10 06:30:56 +00:00
|
|
|
TB, Requires<[HasSSE2]>;
|
2010-02-16 20:50:18 +00:00
|
|
|
def MOVNTI_64mr : RI<0xC3, MRMDestMem, (outs), (ins i64mem:$dst, GR64:$src),
|
2011-06-23 21:07:47 +00:00
|
|
|
"movnti{q}\t{$src, $dst|$dst, $src}",
|
2010-02-16 20:50:18 +00:00
|
|
|
[(nontemporalstore (i64 GR64:$src), addr:$dst)]>,
|
2012-01-10 06:30:56 +00:00
|
|
|
TB, Requires<[HasSSE2]>;
|
2010-02-16 20:50:18 +00:00
|
|
|
}
|
2010-06-29 17:42:37 +00:00
|
|
|
|
|
|
|
//===----------------------------------------------------------------------===//
|
2011-08-24 23:18:09 +00:00
|
|
|
// SSE 1 & 2 - Prefetch and memory fence
|
2010-06-29 17:42:37 +00:00
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
|
|
|
// Prefetch intrinsic.
|
2012-01-10 06:30:56 +00:00
|
|
|
let Predicates = [HasSSE1] in {
|
2012-01-01 19:40:22 +00:00
|
|
|
def PREFETCHT0 : I<0x18, MRM1m, (outs), (ins i8mem:$src),
|
|
|
|
"prefetcht0\t$src", [(prefetch addr:$src, imm, (i32 3), (i32 1))]>, TB;
|
|
|
|
def PREFETCHT1 : I<0x18, MRM2m, (outs), (ins i8mem:$src),
|
|
|
|
"prefetcht1\t$src", [(prefetch addr:$src, imm, (i32 2), (i32 1))]>, TB;
|
|
|
|
def PREFETCHT2 : I<0x18, MRM3m, (outs), (ins i8mem:$src),
|
|
|
|
"prefetcht2\t$src", [(prefetch addr:$src, imm, (i32 1), (i32 1))]>, TB;
|
|
|
|
def PREFETCHNTA : I<0x18, MRM0m, (outs), (ins i8mem:$src),
|
|
|
|
"prefetchnta\t$src", [(prefetch addr:$src, imm, (i32 0), (i32 1))]>, TB;
|
|
|
|
}
|
2010-06-29 17:42:37 +00:00
|
|
|
|
2011-09-03 00:46:47 +00:00
|
|
|
// Flush cache
|
|
|
|
def CLFLUSH : I<0xAE, MRM7m, (outs), (ins i8mem:$src),
|
|
|
|
"clflush\t$src", [(int_x86_sse2_clflush addr:$src)]>,
|
2012-01-10 06:30:56 +00:00
|
|
|
TB, Requires<[HasSSE2]>;
|
2011-09-03 00:46:47 +00:00
|
|
|
|
|
|
|
// Pause. This "instruction" is encoded as "rep; nop", so even though it
|
|
|
|
// was introduced with SSE2, it's backward compatible.
|
|
|
|
def PAUSE : I<0x90, RawFrm, (outs), (ins), "pause", []>, REP;
|
|
|
|
|
2007-05-02 23:11:52 +00:00
|
|
|
// Load, store, and memory fence
|
2011-09-03 00:46:47 +00:00
|
|
|
def SFENCE : I<0xAE, MRM_F8, (outs), (ins),
|
2012-01-10 06:30:56 +00:00
|
|
|
"sfence", [(int_x86_sse_sfence)]>, TB, Requires<[HasSSE1]>;
|
2011-09-03 00:46:47 +00:00
|
|
|
def LFENCE : I<0xAE, MRM_E8, (outs), (ins),
|
2012-01-10 06:30:56 +00:00
|
|
|
"lfence", [(int_x86_sse2_lfence)]>, TB, Requires<[HasSSE2]>;
|
2011-09-03 00:46:47 +00:00
|
|
|
def MFENCE : I<0xAE, MRM_F0, (outs), (ins),
|
2012-01-10 06:30:56 +00:00
|
|
|
"mfence", [(int_x86_sse2_mfence)]>, TB, Requires<[HasSSE2]>;
|
2011-09-03 00:46:47 +00:00
|
|
|
|
2010-07-22 02:48:34 +00:00
|
|
|
def : Pat<(X86SFence), (SFENCE)>;
|
2011-09-03 00:46:47 +00:00
|
|
|
def : Pat<(X86LFence), (LFENCE)>;
|
|
|
|
def : Pat<(X86MFence), (MFENCE)>;
|
2007-05-02 23:11:52 +00:00
|
|
|
|
2010-06-29 20:35:48 +00:00
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
// SSE 1 & 2 - Load/Store XCSR register
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
2011-04-29 05:40:18 +00:00
|
|
|
def VLDMXCSR : VPSI<0xAE, MRM2m, (outs), (ins i32mem:$src),
|
|
|
|
"ldmxcsr\t$src", [(int_x86_sse_ldmxcsr addr:$src)]>, VEX;
|
|
|
|
def VSTMXCSR : VPSI<0xAE, MRM3m, (outs), (ins i32mem:$dst),
|
|
|
|
"stmxcsr\t$dst", [(int_x86_sse_stmxcsr addr:$dst)]>, VEX;
|
2010-06-29 20:35:48 +00:00
|
|
|
|
|
|
|
def LDMXCSR : PSI<0xAE, MRM2m, (outs), (ins i32mem:$src),
|
|
|
|
"ldmxcsr\t$src", [(int_x86_sse_ldmxcsr addr:$src)]>;
|
|
|
|
def STMXCSR : PSI<0xAE, MRM3m, (outs), (ins i32mem:$dst),
|
|
|
|
"stmxcsr\t$dst", [(int_x86_sse_stmxcsr addr:$dst)]>;
|
|
|
|
|
2009-07-31 20:07:27 +00:00
|
|
|
//===---------------------------------------------------------------------===//
|
2010-06-29 22:12:16 +00:00
|
|
|
// SSE2 - Move Aligned/Unaligned Packed Integer Instructions
|
2009-07-31 20:07:27 +00:00
|
|
|
//===---------------------------------------------------------------------===//
|
2010-07-21 23:53:50 +00:00
|
|
|
|
2010-06-29 22:12:16 +00:00
|
|
|
let ExeDomain = SSEPackedInt in { // SSE integer instructions
|
2007-05-02 23:11:52 +00:00
|
|
|
|
2011-04-29 05:40:18 +00:00
|
|
|
let neverHasSideEffects = 1 in {
|
|
|
|
def VMOVDQArr : VPDI<0x6F, MRMSrcReg, (outs VR128:$dst), (ins VR128:$src),
|
|
|
|
"movdqa\t{$src, $dst|$dst, $src}", []>, VEX;
|
|
|
|
def VMOVDQAYrr : VPDI<0x6F, MRMSrcReg, (outs VR256:$dst), (ins VR256:$src),
|
|
|
|
"movdqa\t{$src, $dst|$dst, $src}", []>, VEX;
|
|
|
|
}
|
2011-09-13 06:39:34 +00:00
|
|
|
def VMOVDQUrr : VSSI<0x6F, MRMSrcReg, (outs VR128:$dst), (ins VR128:$src),
|
|
|
|
"movdqu\t{$src, $dst|$dst, $src}", []>, VEX;
|
|
|
|
def VMOVDQUYrr : VSSI<0x6F, MRMSrcReg, (outs VR256:$dst), (ins VR256:$src),
|
|
|
|
"movdqu\t{$src, $dst|$dst, $src}", []>, VEX;
|
2010-06-29 21:25:12 +00:00
|
|
|
|
2011-09-13 06:54:58 +00:00
|
|
|
// For Disassembler
|
|
|
|
let isCodeGenOnly = 1 in {
|
|
|
|
def VMOVDQArr_REV : VPDI<0x7F, MRMDestReg, (outs VR128:$dst), (ins VR128:$src),
|
|
|
|
"movdqa\t{$src, $dst|$dst, $src}", []>, VEX;
|
|
|
|
def VMOVDQAYrr_REV : VPDI<0x7F, MRMDestReg, (outs VR256:$dst), (ins VR256:$src),
|
|
|
|
"movdqa\t{$src, $dst|$dst, $src}", []>, VEX;
|
|
|
|
def VMOVDQUrr_REV : VSSI<0x7F, MRMDestReg, (outs VR128:$dst), (ins VR128:$src),
|
|
|
|
"movdqu\t{$src, $dst|$dst, $src}", []>, VEX;
|
|
|
|
def VMOVDQUYrr_REV : VSSI<0x7F, MRMDestReg, (outs VR256:$dst), (ins VR256:$src),
|
|
|
|
"movdqu\t{$src, $dst|$dst, $src}", []>, VEX;
|
|
|
|
}
|
|
|
|
|
2011-04-29 05:40:18 +00:00
|
|
|
let canFoldAsLoad = 1, mayLoad = 1 in {
|
|
|
|
def VMOVDQArm : VPDI<0x6F, MRMSrcMem, (outs VR128:$dst), (ins i128mem:$src),
|
|
|
|
"movdqa\t{$src, $dst|$dst, $src}", []>, VEX;
|
|
|
|
def VMOVDQAYrm : VPDI<0x6F, MRMSrcMem, (outs VR256:$dst), (ins i256mem:$src),
|
|
|
|
"movdqa\t{$src, $dst|$dst, $src}", []>, VEX;
|
|
|
|
let Predicates = [HasAVX] in {
|
|
|
|
def VMOVDQUrm : I<0x6F, MRMSrcMem, (outs VR128:$dst), (ins i128mem:$src),
|
2010-07-21 23:53:50 +00:00
|
|
|
"vmovdqu\t{$src, $dst|$dst, $src}",[]>, XS, VEX;
|
2011-04-29 05:40:18 +00:00
|
|
|
def VMOVDQUYrm : I<0x6F, MRMSrcMem, (outs VR256:$dst), (ins i256mem:$src),
|
2010-07-21 23:53:50 +00:00
|
|
|
"vmovdqu\t{$src, $dst|$dst, $src}",[]>, XS, VEX;
|
2011-04-29 05:40:18 +00:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
let mayStore = 1 in {
|
|
|
|
def VMOVDQAmr : VPDI<0x7F, MRMDestMem, (outs),
|
|
|
|
(ins i128mem:$dst, VR128:$src),
|
|
|
|
"movdqa\t{$src, $dst|$dst, $src}", []>, VEX;
|
|
|
|
def VMOVDQAYmr : VPDI<0x7F, MRMDestMem, (outs),
|
|
|
|
(ins i256mem:$dst, VR256:$src),
|
|
|
|
"movdqa\t{$src, $dst|$dst, $src}", []>, VEX;
|
|
|
|
let Predicates = [HasAVX] in {
|
|
|
|
def VMOVDQUmr : I<0x7F, MRMDestMem, (outs), (ins i128mem:$dst, VR128:$src),
|
|
|
|
"vmovdqu\t{$src, $dst|$dst, $src}",[]>, XS, VEX;
|
|
|
|
def VMOVDQUYmr : I<0x7F, MRMDestMem, (outs), (ins i256mem:$dst, VR256:$src),
|
|
|
|
"vmovdqu\t{$src, $dst|$dst, $src}",[]>, XS, VEX;
|
|
|
|
}
|
2010-06-29 21:25:12 +00:00
|
|
|
}
|
2006-02-21 20:00:20 +00:00
|
|
|
|
2008-01-11 06:59:07 +00:00
|
|
|
let neverHasSideEffects = 1 in
|
Change instruction description to split OperandList into OutOperandList and
InOperandList. This gives one piece of important information: # of results
produced by an instruction.
An example of the change:
def ADD32rr : I<0x01, MRMDestReg, (ops GR32:$dst, GR32:$src1, GR32:$src2),
"add{l} {$src2, $dst|$dst, $src2}",
[(set GR32:$dst, (add GR32:$src1, GR32:$src2))]>;
=>
def ADD32rr : I<0x01, MRMDestReg, (outs GR32:$dst), (ins GR32:$src1, GR32:$src2),
"add{l} {$src2, $dst|$dst, $src2}",
[(set GR32:$dst, (add GR32:$src1, GR32:$src2))]>;
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@40033 91177308-0d34-0410-b5e6-96231b3b80d8
2007-07-19 01:14:50 +00:00
|
|
|
def MOVDQArr : PDI<0x6F, MRMSrcReg, (outs VR128:$dst), (ins VR128:$src),
|
2007-07-31 20:11:57 +00:00
|
|
|
"movdqa\t{$src, $dst|$dst, $src}", []>;
|
2010-06-29 21:25:12 +00:00
|
|
|
|
2011-01-11 17:04:55 +00:00
|
|
|
def MOVDQUrr : I<0x6F, MRMSrcReg, (outs VR128:$dst), (ins VR128:$src),
|
|
|
|
"movdqu\t{$src, $dst|$dst, $src}",
|
|
|
|
[]>, XS, Requires<[HasSSE2]>;
|
|
|
|
|
2011-09-13 06:54:58 +00:00
|
|
|
// For Disassembler
|
|
|
|
let isCodeGenOnly = 1 in {
|
|
|
|
def MOVDQArr_REV : PDI<0x7F, MRMDestReg, (outs VR128:$dst), (ins VR128:$src),
|
|
|
|
"movdqa\t{$src, $dst|$dst, $src}", []>;
|
|
|
|
|
|
|
|
def MOVDQUrr_REV : I<0x7F, MRMDestReg, (outs VR128:$dst), (ins VR128:$src),
|
|
|
|
"movdqu\t{$src, $dst|$dst, $src}",
|
|
|
|
[]>, XS, Requires<[HasSSE2]>;
|
|
|
|
}
|
|
|
|
|
2010-06-29 21:25:12 +00:00
|
|
|
let canFoldAsLoad = 1, mayLoad = 1 in {
|
Change instruction description to split OperandList into OutOperandList and
InOperandList. This gives one piece of important information: # of results
produced by an instruction.
An example of the change:
def ADD32rr : I<0x01, MRMDestReg, (ops GR32:$dst, GR32:$src1, GR32:$src2),
"add{l} {$src2, $dst|$dst, $src2}",
[(set GR32:$dst, (add GR32:$src1, GR32:$src2))]>;
=>
def ADD32rr : I<0x01, MRMDestReg, (outs GR32:$dst), (ins GR32:$src1, GR32:$src2),
"add{l} {$src2, $dst|$dst, $src2}",
[(set GR32:$dst, (add GR32:$src1, GR32:$src2))]>;
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@40033 91177308-0d34-0410-b5e6-96231b3b80d8
2007-07-19 01:14:50 +00:00
|
|
|
def MOVDQArm : PDI<0x6F, MRMSrcMem, (outs VR128:$dst), (ins i128mem:$src),
|
2007-07-31 20:11:57 +00:00
|
|
|
"movdqa\t{$src, $dst|$dst, $src}",
|
2007-07-20 00:27:43 +00:00
|
|
|
[/*(set VR128:$dst, (alignedloadv2i64 addr:$src))*/]>;
|
Change instruction description to split OperandList into OutOperandList and
InOperandList. This gives one piece of important information: # of results
produced by an instruction.
An example of the change:
def ADD32rr : I<0x01, MRMDestReg, (ops GR32:$dst, GR32:$src1, GR32:$src2),
"add{l} {$src2, $dst|$dst, $src2}",
[(set GR32:$dst, (add GR32:$src1, GR32:$src2))]>;
=>
def ADD32rr : I<0x01, MRMDestReg, (outs GR32:$dst), (ins GR32:$src1, GR32:$src2),
"add{l} {$src2, $dst|$dst, $src2}",
[(set GR32:$dst, (add GR32:$src1, GR32:$src2))]>;
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@40033 91177308-0d34-0410-b5e6-96231b3b80d8
2007-07-19 01:14:50 +00:00
|
|
|
def MOVDQUrm : I<0x6F, MRMSrcMem, (outs VR128:$dst), (ins i128mem:$src),
|
2007-07-31 20:11:57 +00:00
|
|
|
"movdqu\t{$src, $dst|$dst, $src}",
|
2007-07-20 00:27:43 +00:00
|
|
|
[/*(set VR128:$dst, (loadv2i64 addr:$src))*/]>,
|
2006-04-14 23:32:40 +00:00
|
|
|
XS, Requires<[HasSSE2]>;
|
2010-06-29 21:25:12 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
let mayStore = 1 in {
|
|
|
|
def MOVDQAmr : PDI<0x7F, MRMDestMem, (outs), (ins i128mem:$dst, VR128:$src),
|
|
|
|
"movdqa\t{$src, $dst|$dst, $src}",
|
|
|
|
[/*(alignedstore (v2i64 VR128:$src), addr:$dst)*/]>;
|
Change instruction description to split OperandList into OutOperandList and
InOperandList. This gives one piece of important information: # of results
produced by an instruction.
An example of the change:
def ADD32rr : I<0x01, MRMDestReg, (ops GR32:$dst, GR32:$src1, GR32:$src2),
"add{l} {$src2, $dst|$dst, $src2}",
[(set GR32:$dst, (add GR32:$src1, GR32:$src2))]>;
=>
def ADD32rr : I<0x01, MRMDestReg, (outs GR32:$dst), (ins GR32:$src1, GR32:$src2),
"add{l} {$src2, $dst|$dst, $src2}",
[(set GR32:$dst, (add GR32:$src1, GR32:$src2))]>;
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@40033 91177308-0d34-0410-b5e6-96231b3b80d8
2007-07-19 01:14:50 +00:00
|
|
|
def MOVDQUmr : I<0x7F, MRMDestMem, (outs), (ins i128mem:$dst, VR128:$src),
|
2007-07-31 20:11:57 +00:00
|
|
|
"movdqu\t{$src, $dst|$dst, $src}",
|
2007-07-20 00:27:43 +00:00
|
|
|
[/*(store (v2i64 VR128:$src), addr:$dst)*/]>,
|
2006-04-14 23:32:40 +00:00
|
|
|
XS, Requires<[HasSSE2]>;
|
2010-06-29 21:25:12 +00:00
|
|
|
}
|
2006-03-23 07:44:07 +00:00
|
|
|
|
2007-07-18 20:23:34 +00:00
|
|
|
// Intrinsic forms of MOVDQU load and store
|
2010-06-29 21:25:12 +00:00
|
|
|
def VMOVDQUmr_Int : I<0x7F, MRMDestMem, (outs), (ins i128mem:$dst, VR128:$src),
|
|
|
|
"vmovdqu\t{$src, $dst|$dst, $src}",
|
|
|
|
[(int_x86_sse2_storeu_dq addr:$dst, VR128:$src)]>,
|
2010-07-13 00:38:47 +00:00
|
|
|
XS, VEX, Requires<[HasAVX]>;
|
2010-06-29 21:25:12 +00:00
|
|
|
|
Change instruction description to split OperandList into OutOperandList and
InOperandList. This gives one piece of important information: # of results
produced by an instruction.
An example of the change:
def ADD32rr : I<0x01, MRMDestReg, (ops GR32:$dst, GR32:$src1, GR32:$src2),
"add{l} {$src2, $dst|$dst, $src2}",
[(set GR32:$dst, (add GR32:$src1, GR32:$src2))]>;
=>
def ADD32rr : I<0x01, MRMDestReg, (outs GR32:$dst), (ins GR32:$src1, GR32:$src2),
"add{l} {$src2, $dst|$dst, $src2}",
[(set GR32:$dst, (add GR32:$src1, GR32:$src2))]>;
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@40033 91177308-0d34-0410-b5e6-96231b3b80d8
2007-07-19 01:14:50 +00:00
|
|
|
def MOVDQUmr_Int : I<0x7F, MRMDestMem, (outs), (ins i128mem:$dst, VR128:$src),
|
2007-07-31 20:11:57 +00:00
|
|
|
"movdqu\t{$src, $dst|$dst, $src}",
|
2007-07-18 20:23:34 +00:00
|
|
|
[(int_x86_sse2_storeu_dq addr:$dst, VR128:$src)]>,
|
|
|
|
XS, Requires<[HasSSE2]>;
|
2006-10-07 18:39:00 +00:00
|
|
|
|
2010-06-29 22:12:16 +00:00
|
|
|
} // ExeDomain = SSEPackedInt
|
2007-05-02 23:11:52 +00:00
|
|
|
|
2011-09-03 00:46:49 +00:00
|
|
|
let Predicates = [HasAVX] in {
|
|
|
|
def : Pat<(int_x86_avx_loadu_dq_256 addr:$src), (VMOVDQUYrm addr:$src)>;
|
|
|
|
def : Pat<(int_x86_avx_storeu_dq_256 addr:$dst, VR256:$src),
|
|
|
|
(VMOVDQUYmr addr:$dst, VR256:$src)>;
|
|
|
|
}
|
2010-08-10 01:43:16 +00:00
|
|
|
|
2010-06-29 22:12:16 +00:00
|
|
|
//===---------------------------------------------------------------------===//
|
|
|
|
// SSE2 - Packed Integer Arithmetic Instructions
|
|
|
|
//===---------------------------------------------------------------------===//
|
|
|
|
|
|
|
|
let ExeDomain = SSEPackedInt in { // SSE integer instructions
|
|
|
|
|
2010-06-29 23:47:49 +00:00
|
|
|
multiclass PDI_binop_rm_int<bits<8> opc, string OpcodeStr, Intrinsic IntId,
|
2011-10-31 02:15:10 +00:00
|
|
|
RegisterClass RC, PatFrag memop_frag,
|
|
|
|
X86MemOperand x86memop, bit IsCommutable = 0,
|
|
|
|
bit Is2Addr = 1> {
|
2010-06-30 18:06:01 +00:00
|
|
|
let isCommutable = IsCommutable in
|
2011-10-31 02:15:10 +00:00
|
|
|
def rr : PDI<opc, MRMSrcReg, (outs RC:$dst),
|
|
|
|
(ins RC:$src1, RC:$src2),
|
2010-06-29 23:47:49 +00:00
|
|
|
!if(Is2Addr,
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $dst|$dst, $src2}"),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $src1, $dst|$dst, $src1, $src2}")),
|
2011-10-31 02:15:10 +00:00
|
|
|
[(set RC:$dst, (IntId RC:$src1, RC:$src2))]>;
|
|
|
|
def rm : PDI<opc, MRMSrcMem, (outs RC:$dst),
|
|
|
|
(ins RC:$src1, x86memop:$src2),
|
2010-06-29 23:47:49 +00:00
|
|
|
!if(Is2Addr,
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $dst|$dst, $src2}"),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $src1, $dst|$dst, $src1, $src2}")),
|
2011-10-31 02:15:10 +00:00
|
|
|
[(set RC:$dst, (IntId RC:$src1, (bitconvert (memop_frag addr:$src2))))]>;
|
2006-10-07 18:39:00 +00:00
|
|
|
}
|
|
|
|
|
2008-05-03 00:52:09 +00:00
|
|
|
multiclass PDI_binop_rmi_int<bits<8> opc, bits<8> opc2, Format ImmForm,
|
2010-06-29 23:47:49 +00:00
|
|
|
string OpcodeStr, Intrinsic IntId,
|
2011-10-31 02:15:10 +00:00
|
|
|
Intrinsic IntId2, RegisterClass RC,
|
|
|
|
bit Is2Addr = 1> {
|
|
|
|
// src2 is always 128-bit
|
|
|
|
def rr : PDI<opc, MRMSrcReg, (outs RC:$dst),
|
|
|
|
(ins RC:$src1, VR128:$src2),
|
2010-06-29 23:47:49 +00:00
|
|
|
!if(Is2Addr,
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $dst|$dst, $src2}"),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $src1, $dst|$dst, $src1, $src2}")),
|
2011-10-31 02:15:10 +00:00
|
|
|
[(set RC:$dst, (IntId RC:$src1, VR128:$src2))]>;
|
|
|
|
def rm : PDI<opc, MRMSrcMem, (outs RC:$dst),
|
|
|
|
(ins RC:$src1, i128mem:$src2),
|
2010-06-29 23:47:49 +00:00
|
|
|
!if(Is2Addr,
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $dst|$dst, $src2}"),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $src1, $dst|$dst, $src1, $src2}")),
|
2011-10-31 02:15:10 +00:00
|
|
|
[(set RC:$dst, (IntId RC:$src1, (bitconvert (memopv2i64 addr:$src2))))]>;
|
|
|
|
def ri : PDIi8<opc2, ImmForm, (outs RC:$dst),
|
|
|
|
(ins RC:$src1, i32i8imm:$src2),
|
2010-06-29 23:47:49 +00:00
|
|
|
!if(Is2Addr,
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $dst|$dst, $src2}"),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $src1, $dst|$dst, $src1, $src2}")),
|
2011-10-31 02:15:10 +00:00
|
|
|
[(set RC:$dst, (IntId2 RC:$src1, (i32 imm:$src2)))]>;
|
2008-05-03 00:52:09 +00:00
|
|
|
}
|
|
|
|
|
2010-03-25 18:52:04 +00:00
|
|
|
} // ExeDomain = SSEPackedInt
|
2007-05-02 23:11:52 +00:00
|
|
|
|
2006-03-23 01:57:24 +00:00
|
|
|
// 128-bit Integer Arithmetic
|
2006-10-07 19:14:49 +00:00
|
|
|
|
2011-04-29 05:40:18 +00:00
|
|
|
let Predicates = [HasAVX] in {
|
2011-10-31 02:15:10 +00:00
|
|
|
defm VPADDB : PDI_binop_rm<0xFC, "vpaddb", add, v16i8, VR128, memopv2i64,
|
|
|
|
i128mem, 1, 0 /*3addr*/>, VEX_4V;
|
|
|
|
defm VPADDW : PDI_binop_rm<0xFD, "vpaddw", add, v8i16, VR128, memopv2i64,
|
|
|
|
i128mem, 1, 0>, VEX_4V;
|
|
|
|
defm VPADDD : PDI_binop_rm<0xFE, "vpaddd", add, v4i32, VR128, memopv2i64,
|
|
|
|
i128mem, 1, 0>, VEX_4V;
|
2011-11-19 21:01:54 +00:00
|
|
|
defm VPADDQ : PDI_binop_rm<0xD4, "vpaddq", add, v2i64, VR128, memopv2i64,
|
|
|
|
i128mem, 1, 0>, VEX_4V;
|
2011-10-31 02:15:10 +00:00
|
|
|
defm VPMULLW : PDI_binop_rm<0xD5, "vpmullw", mul, v8i16, VR128, memopv2i64,
|
|
|
|
i128mem, 1, 0>, VEX_4V;
|
|
|
|
defm VPSUBB : PDI_binop_rm<0xF8, "vpsubb", sub, v16i8, VR128, memopv2i64,
|
|
|
|
i128mem, 0, 0>, VEX_4V;
|
|
|
|
defm VPSUBW : PDI_binop_rm<0xF9, "vpsubw", sub, v8i16, VR128, memopv2i64,
|
|
|
|
i128mem, 0, 0>, VEX_4V;
|
|
|
|
defm VPSUBD : PDI_binop_rm<0xFA, "vpsubd", sub, v4i32, VR128, memopv2i64,
|
|
|
|
i128mem, 0, 0>, VEX_4V;
|
2011-11-19 21:01:54 +00:00
|
|
|
defm VPSUBQ : PDI_binop_rm<0xFB, "vpsubq", sub, v2i64, VR128, memopv2i64,
|
|
|
|
i128mem, 0, 0>, VEX_4V;
|
2010-06-29 23:47:49 +00:00
|
|
|
|
|
|
|
// Intrinsic forms
|
2011-10-31 02:15:10 +00:00
|
|
|
defm VPSUBSB : PDI_binop_rm_int<0xE8, "vpsubsb" , int_x86_sse2_psubs_b,
|
|
|
|
VR128, memopv2i64, i128mem, 0, 0>, VEX_4V;
|
|
|
|
defm VPSUBSW : PDI_binop_rm_int<0xE9, "vpsubsw" , int_x86_sse2_psubs_w,
|
|
|
|
VR128, memopv2i64, i128mem, 0, 0>, VEX_4V;
|
|
|
|
defm VPSUBUSB : PDI_binop_rm_int<0xD8, "vpsubusb", int_x86_sse2_psubus_b,
|
|
|
|
VR128, memopv2i64, i128mem, 0, 0>, VEX_4V;
|
|
|
|
defm VPSUBUSW : PDI_binop_rm_int<0xD9, "vpsubusw", int_x86_sse2_psubus_w,
|
|
|
|
VR128, memopv2i64, i128mem, 0, 0>, VEX_4V;
|
|
|
|
defm VPADDSB : PDI_binop_rm_int<0xEC, "vpaddsb" , int_x86_sse2_padds_b,
|
|
|
|
VR128, memopv2i64, i128mem, 1, 0>, VEX_4V;
|
|
|
|
defm VPADDSW : PDI_binop_rm_int<0xED, "vpaddsw" , int_x86_sse2_padds_w,
|
|
|
|
VR128, memopv2i64, i128mem, 1, 0>, VEX_4V;
|
|
|
|
defm VPADDUSB : PDI_binop_rm_int<0xDC, "vpaddusb", int_x86_sse2_paddus_b,
|
|
|
|
VR128, memopv2i64, i128mem, 1, 0>, VEX_4V;
|
|
|
|
defm VPADDUSW : PDI_binop_rm_int<0xDD, "vpaddusw", int_x86_sse2_paddus_w,
|
|
|
|
VR128, memopv2i64, i128mem, 1, 0>, VEX_4V;
|
|
|
|
defm VPMULHUW : PDI_binop_rm_int<0xE4, "vpmulhuw", int_x86_sse2_pmulhu_w,
|
|
|
|
VR128, memopv2i64, i128mem, 1, 0>, VEX_4V;
|
|
|
|
defm VPMULHW : PDI_binop_rm_int<0xE5, "vpmulhw" , int_x86_sse2_pmulh_w,
|
|
|
|
VR128, memopv2i64, i128mem, 1, 0>, VEX_4V;
|
|
|
|
defm VPMULUDQ : PDI_binop_rm_int<0xF4, "vpmuludq", int_x86_sse2_pmulu_dq,
|
|
|
|
VR128, memopv2i64, i128mem, 1, 0>, VEX_4V;
|
|
|
|
defm VPMADDWD : PDI_binop_rm_int<0xF5, "vpmaddwd", int_x86_sse2_pmadd_wd,
|
|
|
|
VR128, memopv2i64, i128mem, 1, 0>, VEX_4V;
|
|
|
|
defm VPAVGB : PDI_binop_rm_int<0xE0, "vpavgb", int_x86_sse2_pavg_b,
|
|
|
|
VR128, memopv2i64, i128mem, 1, 0>, VEX_4V;
|
|
|
|
defm VPAVGW : PDI_binop_rm_int<0xE3, "vpavgw", int_x86_sse2_pavg_w,
|
|
|
|
VR128, memopv2i64, i128mem, 1, 0>, VEX_4V;
|
|
|
|
defm VPMINUB : PDI_binop_rm_int<0xDA, "vpminub", int_x86_sse2_pminu_b,
|
|
|
|
VR128, memopv2i64, i128mem, 1, 0>, VEX_4V;
|
|
|
|
defm VPMINSW : PDI_binop_rm_int<0xEA, "vpminsw", int_x86_sse2_pmins_w,
|
|
|
|
VR128, memopv2i64, i128mem, 1, 0>, VEX_4V;
|
|
|
|
defm VPMAXUB : PDI_binop_rm_int<0xDE, "vpmaxub", int_x86_sse2_pmaxu_b,
|
|
|
|
VR128, memopv2i64, i128mem, 1, 0>, VEX_4V;
|
|
|
|
defm VPMAXSW : PDI_binop_rm_int<0xEE, "vpmaxsw", int_x86_sse2_pmaxs_w,
|
|
|
|
VR128, memopv2i64, i128mem, 1, 0>, VEX_4V;
|
|
|
|
defm VPSADBW : PDI_binop_rm_int<0xF6, "vpsadbw", int_x86_sse2_psad_bw,
|
|
|
|
VR128, memopv2i64, i128mem, 1, 0>, VEX_4V;
|
|
|
|
}
|
|
|
|
|
|
|
|
let Predicates = [HasAVX2] in {
|
|
|
|
defm VPADDBY : PDI_binop_rm<0xFC, "vpaddb", add, v32i8, VR256, memopv4i64,
|
2011-11-19 21:01:54 +00:00
|
|
|
i256mem, 1, 0>, VEX_4V;
|
2011-10-31 02:15:10 +00:00
|
|
|
defm VPADDWY : PDI_binop_rm<0xFD, "vpaddw", add, v16i16, VR256, memopv4i64,
|
2011-11-19 21:01:54 +00:00
|
|
|
i256mem, 1, 0>, VEX_4V;
|
2011-10-31 02:15:10 +00:00
|
|
|
defm VPADDDY : PDI_binop_rm<0xFE, "vpaddd", add, v8i32, VR256, memopv4i64,
|
2011-11-19 21:01:54 +00:00
|
|
|
i256mem, 1, 0>, VEX_4V;
|
|
|
|
defm VPADDQY : PDI_binop_rm<0xD4, "vpaddq", add, v4i64, VR256, memopv4i64,
|
|
|
|
i256mem, 1, 0>, VEX_4V;
|
2011-10-31 02:15:10 +00:00
|
|
|
defm VPMULLWY : PDI_binop_rm<0xD5, "vpmullw", mul, v16i16, VR256, memopv4i64,
|
2011-11-19 21:01:54 +00:00
|
|
|
i256mem, 1, 0>, VEX_4V;
|
2011-10-31 02:15:10 +00:00
|
|
|
defm VPSUBBY : PDI_binop_rm<0xF8, "vpsubb", sub, v32i8, VR256, memopv4i64,
|
2011-11-19 21:01:54 +00:00
|
|
|
i256mem, 0, 0>, VEX_4V;
|
2011-10-31 02:15:10 +00:00
|
|
|
defm VPSUBWY : PDI_binop_rm<0xF9, "vpsubw", sub, v16i16,VR256, memopv4i64,
|
2011-11-19 21:01:54 +00:00
|
|
|
i256mem, 0, 0>, VEX_4V;
|
2011-10-31 02:15:10 +00:00
|
|
|
defm VPSUBDY : PDI_binop_rm<0xFA, "vpsubd", sub, v8i32, VR256, memopv4i64,
|
2011-11-19 21:01:54 +00:00
|
|
|
i256mem, 0, 0>, VEX_4V;
|
|
|
|
defm VPSUBQY : PDI_binop_rm<0xFB, "vpsubq", sub, v4i64, VR256, memopv4i64,
|
|
|
|
i256mem, 0, 0>, VEX_4V;
|
2011-10-31 02:15:10 +00:00
|
|
|
|
|
|
|
// Intrinsic forms
|
|
|
|
defm VPSUBSBY : PDI_binop_rm_int<0xE8, "vpsubsb" , int_x86_avx2_psubs_b,
|
|
|
|
VR256, memopv4i64, i256mem, 0, 0>, VEX_4V;
|
|
|
|
defm VPSUBSWY : PDI_binop_rm_int<0xE9, "vpsubsw" , int_x86_avx2_psubs_w,
|
|
|
|
VR256, memopv4i64, i256mem, 0, 0>, VEX_4V;
|
|
|
|
defm VPSUBUSBY : PDI_binop_rm_int<0xD8, "vpsubusb", int_x86_avx2_psubus_b,
|
|
|
|
VR256, memopv4i64, i256mem, 0, 0>, VEX_4V;
|
|
|
|
defm VPSUBUSWY : PDI_binop_rm_int<0xD9, "vpsubusw", int_x86_avx2_psubus_w,
|
|
|
|
VR256, memopv4i64, i256mem, 0, 0>, VEX_4V;
|
|
|
|
defm VPADDSBY : PDI_binop_rm_int<0xEC, "vpaddsb" , int_x86_avx2_padds_b,
|
|
|
|
VR256, memopv4i64, i256mem, 1, 0>, VEX_4V;
|
|
|
|
defm VPADDSWY : PDI_binop_rm_int<0xED, "vpaddsw" , int_x86_avx2_padds_w,
|
|
|
|
VR256, memopv4i64, i256mem, 1, 0>, VEX_4V;
|
|
|
|
defm VPADDUSBY : PDI_binop_rm_int<0xDC, "vpaddusb", int_x86_avx2_paddus_b,
|
|
|
|
VR256, memopv4i64, i256mem, 1, 0>, VEX_4V;
|
|
|
|
defm VPADDUSWY : PDI_binop_rm_int<0xDD, "vpaddusw", int_x86_avx2_paddus_w,
|
|
|
|
VR256, memopv4i64, i256mem, 1, 0>, VEX_4V;
|
|
|
|
defm VPMULHUWY : PDI_binop_rm_int<0xE4, "vpmulhuw", int_x86_avx2_pmulhu_w,
|
|
|
|
VR256, memopv4i64, i256mem, 1, 0>, VEX_4V;
|
|
|
|
defm VPMULHWY : PDI_binop_rm_int<0xE5, "vpmulhw" , int_x86_avx2_pmulh_w,
|
|
|
|
VR256, memopv4i64, i256mem, 1, 0>, VEX_4V;
|
|
|
|
defm VPMULUDQY : PDI_binop_rm_int<0xF4, "vpmuludq", int_x86_avx2_pmulu_dq,
|
|
|
|
VR256, memopv4i64, i256mem, 1, 0>, VEX_4V;
|
|
|
|
defm VPMADDWDY : PDI_binop_rm_int<0xF5, "vpmaddwd", int_x86_avx2_pmadd_wd,
|
|
|
|
VR256, memopv4i64, i256mem, 1, 0>, VEX_4V;
|
|
|
|
defm VPAVGBY : PDI_binop_rm_int<0xE0, "vpavgb", int_x86_avx2_pavg_b,
|
|
|
|
VR256, memopv4i64, i256mem, 1, 0>, VEX_4V;
|
|
|
|
defm VPAVGWY : PDI_binop_rm_int<0xE3, "vpavgw", int_x86_avx2_pavg_w,
|
|
|
|
VR256, memopv4i64, i256mem, 1, 0>, VEX_4V;
|
|
|
|
defm VPMINUBY : PDI_binop_rm_int<0xDA, "vpminub", int_x86_avx2_pminu_b,
|
|
|
|
VR256, memopv4i64, i256mem, 1, 0>, VEX_4V;
|
|
|
|
defm VPMINSWY : PDI_binop_rm_int<0xEA, "vpminsw", int_x86_avx2_pmins_w,
|
|
|
|
VR256, memopv4i64, i256mem, 1, 0>, VEX_4V;
|
|
|
|
defm VPMAXUBY : PDI_binop_rm_int<0xDE, "vpmaxub", int_x86_avx2_pmaxu_b,
|
|
|
|
VR256, memopv4i64, i256mem, 1, 0>, VEX_4V;
|
|
|
|
defm VPMAXSWY : PDI_binop_rm_int<0xEE, "vpmaxsw", int_x86_avx2_pmaxs_w,
|
|
|
|
VR256, memopv4i64, i256mem, 1, 0>, VEX_4V;
|
|
|
|
defm VPSADBWY : PDI_binop_rm_int<0xF6, "vpsadbw", int_x86_avx2_psad_bw,
|
|
|
|
VR256, memopv4i64, i256mem, 1, 0>, VEX_4V;
|
2010-06-29 23:47:49 +00:00
|
|
|
}
|
|
|
|
|
2010-06-29 22:12:16 +00:00
|
|
|
let Constraints = "$src1 = $dst" in {
|
2011-10-31 02:15:10 +00:00
|
|
|
defm PADDB : PDI_binop_rm<0xFC, "paddb", add, v16i8, VR128, memopv2i64,
|
|
|
|
i128mem, 1>;
|
|
|
|
defm PADDW : PDI_binop_rm<0xFD, "paddw", add, v8i16, VR128, memopv2i64,
|
|
|
|
i128mem, 1>;
|
|
|
|
defm PADDD : PDI_binop_rm<0xFE, "paddd", add, v4i32, VR128, memopv2i64,
|
|
|
|
i128mem, 1>;
|
2011-11-19 21:01:54 +00:00
|
|
|
defm PADDQ : PDI_binop_rm<0xD4, "paddq", add, v2i64, VR128, memopv2i64,
|
|
|
|
i128mem, 1>;
|
2011-10-31 02:15:10 +00:00
|
|
|
defm PMULLW : PDI_binop_rm<0xD5, "pmullw", mul, v8i16, VR128, memopv2i64,
|
|
|
|
i128mem, 1>;
|
|
|
|
defm PSUBB : PDI_binop_rm<0xF8, "psubb", sub, v16i8, VR128, memopv2i64,
|
|
|
|
i128mem>;
|
|
|
|
defm PSUBW : PDI_binop_rm<0xF9, "psubw", sub, v8i16, VR128, memopv2i64,
|
|
|
|
i128mem>;
|
|
|
|
defm PSUBD : PDI_binop_rm<0xFA, "psubd", sub, v4i32, VR128, memopv2i64,
|
|
|
|
i128mem>;
|
2011-11-19 21:01:54 +00:00
|
|
|
defm PSUBQ : PDI_binop_rm<0xFB, "psubq", sub, v2i64, VR128, memopv2i64,
|
|
|
|
i128mem>;
|
2006-04-13 00:43:35 +00:00
|
|
|
|
2010-06-29 22:12:16 +00:00
|
|
|
// Intrinsic forms
|
2011-10-31 02:15:10 +00:00
|
|
|
defm PSUBSB : PDI_binop_rm_int<0xE8, "psubsb" , int_x86_sse2_psubs_b,
|
|
|
|
VR128, memopv2i64, i128mem>;
|
|
|
|
defm PSUBSW : PDI_binop_rm_int<0xE9, "psubsw" , int_x86_sse2_psubs_w,
|
|
|
|
VR128, memopv2i64, i128mem>;
|
|
|
|
defm PSUBUSB : PDI_binop_rm_int<0xD8, "psubusb", int_x86_sse2_psubus_b,
|
|
|
|
VR128, memopv2i64, i128mem>;
|
|
|
|
defm PSUBUSW : PDI_binop_rm_int<0xD9, "psubusw", int_x86_sse2_psubus_w,
|
|
|
|
VR128, memopv2i64, i128mem>;
|
|
|
|
defm PADDSB : PDI_binop_rm_int<0xEC, "paddsb" , int_x86_sse2_padds_b,
|
|
|
|
VR128, memopv2i64, i128mem, 1>;
|
|
|
|
defm PADDSW : PDI_binop_rm_int<0xED, "paddsw" , int_x86_sse2_padds_w,
|
|
|
|
VR128, memopv2i64, i128mem, 1>;
|
|
|
|
defm PADDUSB : PDI_binop_rm_int<0xDC, "paddusb", int_x86_sse2_paddus_b,
|
|
|
|
VR128, memopv2i64, i128mem, 1>;
|
|
|
|
defm PADDUSW : PDI_binop_rm_int<0xDD, "paddusw", int_x86_sse2_paddus_w,
|
|
|
|
VR128, memopv2i64, i128mem, 1>;
|
|
|
|
defm PMULHUW : PDI_binop_rm_int<0xE4, "pmulhuw", int_x86_sse2_pmulhu_w,
|
|
|
|
VR128, memopv2i64, i128mem, 1>;
|
|
|
|
defm PMULHW : PDI_binop_rm_int<0xE5, "pmulhw" , int_x86_sse2_pmulh_w,
|
|
|
|
VR128, memopv2i64, i128mem, 1>;
|
|
|
|
defm PMULUDQ : PDI_binop_rm_int<0xF4, "pmuludq", int_x86_sse2_pmulu_dq,
|
|
|
|
VR128, memopv2i64, i128mem, 1>;
|
|
|
|
defm PMADDWD : PDI_binop_rm_int<0xF5, "pmaddwd", int_x86_sse2_pmadd_wd,
|
|
|
|
VR128, memopv2i64, i128mem, 1>;
|
|
|
|
defm PAVGB : PDI_binop_rm_int<0xE0, "pavgb", int_x86_sse2_pavg_b,
|
|
|
|
VR128, memopv2i64, i128mem, 1>;
|
|
|
|
defm PAVGW : PDI_binop_rm_int<0xE3, "pavgw", int_x86_sse2_pavg_w,
|
|
|
|
VR128, memopv2i64, i128mem, 1>;
|
|
|
|
defm PMINUB : PDI_binop_rm_int<0xDA, "pminub", int_x86_sse2_pminu_b,
|
|
|
|
VR128, memopv2i64, i128mem, 1>;
|
|
|
|
defm PMINSW : PDI_binop_rm_int<0xEA, "pminsw", int_x86_sse2_pmins_w,
|
|
|
|
VR128, memopv2i64, i128mem, 1>;
|
|
|
|
defm PMAXUB : PDI_binop_rm_int<0xDE, "pmaxub", int_x86_sse2_pmaxu_b,
|
|
|
|
VR128, memopv2i64, i128mem, 1>;
|
|
|
|
defm PMAXSW : PDI_binop_rm_int<0xEE, "pmaxsw", int_x86_sse2_pmaxs_w,
|
|
|
|
VR128, memopv2i64, i128mem, 1>;
|
|
|
|
defm PSADBW : PDI_binop_rm_int<0xF6, "psadbw", int_x86_sse2_psad_bw,
|
|
|
|
VR128, memopv2i64, i128mem, 1>;
|
2006-10-07 18:48:46 +00:00
|
|
|
|
2010-06-29 22:12:16 +00:00
|
|
|
} // Constraints = "$src1 = $dst"
|
2006-03-29 23:07:14 +00:00
|
|
|
|
2010-06-29 22:12:16 +00:00
|
|
|
//===---------------------------------------------------------------------===//
|
|
|
|
// SSE2 - Packed Integer Logical Instructions
|
|
|
|
//===---------------------------------------------------------------------===//
|
2006-10-07 07:06:17 +00:00
|
|
|
|
2011-04-29 05:40:18 +00:00
|
|
|
let Predicates = [HasAVX] in {
|
2010-06-30 01:58:37 +00:00
|
|
|
defm VPSLLW : PDI_binop_rmi_int<0xF1, 0x71, MRM6r, "vpsllw",
|
2011-10-31 02:15:10 +00:00
|
|
|
int_x86_sse2_psll_w, int_x86_sse2_pslli_w,
|
|
|
|
VR128, 0>, VEX_4V;
|
2010-06-30 01:58:37 +00:00
|
|
|
defm VPSLLD : PDI_binop_rmi_int<0xF2, 0x72, MRM6r, "vpslld",
|
2011-10-31 02:15:10 +00:00
|
|
|
int_x86_sse2_psll_d, int_x86_sse2_pslli_d,
|
|
|
|
VR128, 0>, VEX_4V;
|
2010-06-30 01:58:37 +00:00
|
|
|
defm VPSLLQ : PDI_binop_rmi_int<0xF3, 0x73, MRM6r, "vpsllq",
|
2011-10-31 02:15:10 +00:00
|
|
|
int_x86_sse2_psll_q, int_x86_sse2_pslli_q,
|
|
|
|
VR128, 0>, VEX_4V;
|
2010-06-30 01:58:37 +00:00
|
|
|
|
|
|
|
defm VPSRLW : PDI_binop_rmi_int<0xD1, 0x71, MRM2r, "vpsrlw",
|
2011-10-31 02:15:10 +00:00
|
|
|
int_x86_sse2_psrl_w, int_x86_sse2_psrli_w,
|
|
|
|
VR128, 0>, VEX_4V;
|
2010-06-30 01:58:37 +00:00
|
|
|
defm VPSRLD : PDI_binop_rmi_int<0xD2, 0x72, MRM2r, "vpsrld",
|
2011-10-31 02:15:10 +00:00
|
|
|
int_x86_sse2_psrl_d, int_x86_sse2_psrli_d,
|
|
|
|
VR128, 0>, VEX_4V;
|
2010-06-30 01:58:37 +00:00
|
|
|
defm VPSRLQ : PDI_binop_rmi_int<0xD3, 0x73, MRM2r, "vpsrlq",
|
2011-10-31 02:15:10 +00:00
|
|
|
int_x86_sse2_psrl_q, int_x86_sse2_psrli_q,
|
|
|
|
VR128, 0>, VEX_4V;
|
2010-06-30 01:58:37 +00:00
|
|
|
|
|
|
|
defm VPSRAW : PDI_binop_rmi_int<0xE1, 0x71, MRM4r, "vpsraw",
|
2011-10-31 02:15:10 +00:00
|
|
|
int_x86_sse2_psra_w, int_x86_sse2_psrai_w,
|
|
|
|
VR128, 0>, VEX_4V;
|
2010-06-30 01:58:37 +00:00
|
|
|
defm VPSRAD : PDI_binop_rmi_int<0xE2, 0x72, MRM4r, "vpsrad",
|
2011-10-31 02:15:10 +00:00
|
|
|
int_x86_sse2_psra_d, int_x86_sse2_psrai_d,
|
|
|
|
VR128, 0>, VEX_4V;
|
2010-06-30 01:58:37 +00:00
|
|
|
|
|
|
|
let ExeDomain = SSEPackedInt in {
|
|
|
|
let neverHasSideEffects = 1 in {
|
|
|
|
// 128-bit logical shifts.
|
|
|
|
def VPSLLDQri : PDIi8<0x73, MRM7r,
|
|
|
|
(outs VR128:$dst), (ins VR128:$src1, i32i8imm:$src2),
|
|
|
|
"vpslldq\t{$src2, $src1, $dst|$dst, $src1, $src2}", []>,
|
|
|
|
VEX_4V;
|
|
|
|
def VPSRLDQri : PDIi8<0x73, MRM3r,
|
|
|
|
(outs VR128:$dst), (ins VR128:$src1, i32i8imm:$src2),
|
|
|
|
"vpsrldq\t{$src2, $src1, $dst|$dst, $src1, $src2}", []>,
|
|
|
|
VEX_4V;
|
|
|
|
// PSRADQri doesn't exist in SSE[1-3].
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2011-10-31 02:15:10 +00:00
|
|
|
let Predicates = [HasAVX2] in {
|
|
|
|
defm VPSLLWY : PDI_binop_rmi_int<0xF1, 0x71, MRM6r, "vpsllw",
|
|
|
|
int_x86_avx2_psll_w, int_x86_avx2_pslli_w,
|
|
|
|
VR256, 0>, VEX_4V;
|
|
|
|
defm VPSLLDY : PDI_binop_rmi_int<0xF2, 0x72, MRM6r, "vpslld",
|
|
|
|
int_x86_avx2_psll_d, int_x86_avx2_pslli_d,
|
|
|
|
VR256, 0>, VEX_4V;
|
|
|
|
defm VPSLLQY : PDI_binop_rmi_int<0xF3, 0x73, MRM6r, "vpsllq",
|
|
|
|
int_x86_avx2_psll_q, int_x86_avx2_pslli_q,
|
|
|
|
VR256, 0>, VEX_4V;
|
|
|
|
|
|
|
|
defm VPSRLWY : PDI_binop_rmi_int<0xD1, 0x71, MRM2r, "vpsrlw",
|
|
|
|
int_x86_avx2_psrl_w, int_x86_avx2_psrli_w,
|
|
|
|
VR256, 0>, VEX_4V;
|
|
|
|
defm VPSRLDY : PDI_binop_rmi_int<0xD2, 0x72, MRM2r, "vpsrld",
|
|
|
|
int_x86_avx2_psrl_d, int_x86_avx2_psrli_d,
|
|
|
|
VR256, 0>, VEX_4V;
|
|
|
|
defm VPSRLQY : PDI_binop_rmi_int<0xD3, 0x73, MRM2r, "vpsrlq",
|
|
|
|
int_x86_avx2_psrl_q, int_x86_avx2_psrli_q,
|
|
|
|
VR256, 0>, VEX_4V;
|
|
|
|
|
|
|
|
defm VPSRAWY : PDI_binop_rmi_int<0xE1, 0x71, MRM4r, "vpsraw",
|
|
|
|
int_x86_avx2_psra_w, int_x86_avx2_psrai_w,
|
|
|
|
VR256, 0>, VEX_4V;
|
|
|
|
defm VPSRADY : PDI_binop_rmi_int<0xE2, 0x72, MRM4r, "vpsrad",
|
|
|
|
int_x86_avx2_psra_d, int_x86_avx2_psrai_d,
|
|
|
|
VR256, 0>, VEX_4V;
|
|
|
|
|
|
|
|
let ExeDomain = SSEPackedInt in {
|
|
|
|
let neverHasSideEffects = 1 in {
|
|
|
|
// 128-bit logical shifts.
|
|
|
|
def VPSLLDQYri : PDIi8<0x73, MRM7r,
|
|
|
|
(outs VR256:$dst), (ins VR256:$src1, i32i8imm:$src2),
|
|
|
|
"vpslldq\t{$src2, $src1, $dst|$dst, $src1, $src2}", []>,
|
|
|
|
VEX_4V;
|
|
|
|
def VPSRLDQYri : PDIi8<0x73, MRM3r,
|
|
|
|
(outs VR256:$dst), (ins VR256:$src1, i32i8imm:$src2),
|
|
|
|
"vpsrldq\t{$src2, $src1, $dst|$dst, $src1, $src2}", []>,
|
|
|
|
VEX_4V;
|
|
|
|
// PSRADQYri doesn't exist in SSE[1-3].
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2010-06-29 22:12:16 +00:00
|
|
|
let Constraints = "$src1 = $dst" in {
|
2008-05-03 00:52:09 +00:00
|
|
|
defm PSLLW : PDI_binop_rmi_int<0xF1, 0x71, MRM6r, "psllw",
|
2011-10-31 02:15:10 +00:00
|
|
|
int_x86_sse2_psll_w, int_x86_sse2_pslli_w,
|
|
|
|
VR128>;
|
2008-05-03 00:52:09 +00:00
|
|
|
defm PSLLD : PDI_binop_rmi_int<0xF2, 0x72, MRM6r, "pslld",
|
2011-10-31 02:15:10 +00:00
|
|
|
int_x86_sse2_psll_d, int_x86_sse2_pslli_d,
|
|
|
|
VR128>;
|
2008-05-03 00:52:09 +00:00
|
|
|
defm PSLLQ : PDI_binop_rmi_int<0xF3, 0x73, MRM6r, "psllq",
|
2011-10-31 02:15:10 +00:00
|
|
|
int_x86_sse2_psll_q, int_x86_sse2_pslli_q,
|
|
|
|
VR128>;
|
2008-05-03 00:52:09 +00:00
|
|
|
|
|
|
|
defm PSRLW : PDI_binop_rmi_int<0xD1, 0x71, MRM2r, "psrlw",
|
2011-10-31 02:15:10 +00:00
|
|
|
int_x86_sse2_psrl_w, int_x86_sse2_psrli_w,
|
|
|
|
VR128>;
|
2008-05-03 00:52:09 +00:00
|
|
|
defm PSRLD : PDI_binop_rmi_int<0xD2, 0x72, MRM2r, "psrld",
|
2011-10-31 02:15:10 +00:00
|
|
|
int_x86_sse2_psrl_d, int_x86_sse2_psrli_d,
|
|
|
|
VR128>;
|
2008-05-13 17:52:09 +00:00
|
|
|
defm PSRLQ : PDI_binop_rmi_int<0xD3, 0x73, MRM2r, "psrlq",
|
2011-10-31 02:15:10 +00:00
|
|
|
int_x86_sse2_psrl_q, int_x86_sse2_psrli_q,
|
|
|
|
VR128>;
|
2008-05-03 00:52:09 +00:00
|
|
|
|
|
|
|
defm PSRAW : PDI_binop_rmi_int<0xE1, 0x71, MRM4r, "psraw",
|
2011-10-31 02:15:10 +00:00
|
|
|
int_x86_sse2_psra_w, int_x86_sse2_psrai_w,
|
|
|
|
VR128>;
|
2008-05-13 01:47:52 +00:00
|
|
|
defm PSRAD : PDI_binop_rmi_int<0xE2, 0x72, MRM4r, "psrad",
|
2011-10-31 02:15:10 +00:00
|
|
|
int_x86_sse2_psra_d, int_x86_sse2_psrai_d,
|
|
|
|
VR128>;
|
2006-10-07 07:06:17 +00:00
|
|
|
|
2010-06-29 22:12:16 +00:00
|
|
|
let ExeDomain = SSEPackedInt in {
|
|
|
|
let neverHasSideEffects = 1 in {
|
|
|
|
// 128-bit logical shifts.
|
|
|
|
def PSLLDQri : PDIi8<0x73, MRM7r,
|
|
|
|
(outs VR128:$dst), (ins VR128:$src1, i32i8imm:$src2),
|
|
|
|
"pslldq\t{$src2, $dst|$dst, $src2}", []>;
|
|
|
|
def PSRLDQri : PDIi8<0x73, MRM3r,
|
|
|
|
(outs VR128:$dst), (ins VR128:$src1, i32i8imm:$src2),
|
|
|
|
"psrldq\t{$src2, $dst|$dst, $src2}", []>;
|
|
|
|
// PSRADQri doesn't exist in SSE[1-3].
|
2011-11-14 06:46:21 +00:00
|
|
|
}
|
2010-06-29 22:12:16 +00:00
|
|
|
}
|
|
|
|
} // Constraints = "$src1 = $dst"
|
|
|
|
|
2010-07-30 19:54:33 +00:00
|
|
|
let Predicates = [HasAVX] in {
|
|
|
|
def : Pat<(int_x86_sse2_psll_dq VR128:$src1, imm:$src2),
|
2011-11-19 07:07:26 +00:00
|
|
|
(VPSLLDQri VR128:$src1, (BYTE_imm imm:$src2))>;
|
2010-07-30 19:54:33 +00:00
|
|
|
def : Pat<(int_x86_sse2_psrl_dq VR128:$src1, imm:$src2),
|
2011-11-19 07:07:26 +00:00
|
|
|
(VPSRLDQri VR128:$src1, (BYTE_imm imm:$src2))>;
|
2010-07-30 19:54:33 +00:00
|
|
|
def : Pat<(int_x86_sse2_psll_dq_bs VR128:$src1, imm:$src2),
|
2011-11-19 07:07:26 +00:00
|
|
|
(VPSLLDQri VR128:$src1, imm:$src2)>;
|
2010-07-30 19:54:33 +00:00
|
|
|
def : Pat<(int_x86_sse2_psrl_dq_bs VR128:$src1, imm:$src2),
|
2011-11-19 07:07:26 +00:00
|
|
|
(VPSRLDQri VR128:$src1, imm:$src2)>;
|
2010-07-30 19:54:33 +00:00
|
|
|
def : Pat<(v2f64 (X86fsrl VR128:$src1, i32immSExt8:$src2)),
|
2011-11-19 07:07:26 +00:00
|
|
|
(VPSRLDQri VR128:$src1, (BYTE_imm imm:$src2))>;
|
2010-07-30 19:54:33 +00:00
|
|
|
|
|
|
|
// Shift up / down and insert zero's.
|
|
|
|
def : Pat<(v2i64 (X86vshl VR128:$src, (i8 imm:$amt))),
|
2011-11-19 07:07:26 +00:00
|
|
|
(VPSLLDQri VR128:$src, (BYTE_imm imm:$amt))>;
|
2010-07-30 19:54:33 +00:00
|
|
|
def : Pat<(v2i64 (X86vshr VR128:$src, (i8 imm:$amt))),
|
2011-11-19 07:07:26 +00:00
|
|
|
(VPSRLDQri VR128:$src, (BYTE_imm imm:$amt))>;
|
2010-07-30 19:54:33 +00:00
|
|
|
}
|
|
|
|
|
2011-10-31 02:15:10 +00:00
|
|
|
let Predicates = [HasAVX2] in {
|
|
|
|
def : Pat<(int_x86_avx2_psll_dq VR256:$src1, imm:$src2),
|
2011-11-19 07:07:26 +00:00
|
|
|
(VPSLLDQYri VR256:$src1, (BYTE_imm imm:$src2))>;
|
2011-10-31 02:15:10 +00:00
|
|
|
def : Pat<(int_x86_avx2_psrl_dq VR256:$src1, imm:$src2),
|
2011-11-19 07:07:26 +00:00
|
|
|
(VPSRLDQYri VR256:$src1, (BYTE_imm imm:$src2))>;
|
2011-10-31 02:15:10 +00:00
|
|
|
def : Pat<(int_x86_avx2_psll_dq_bs VR256:$src1, imm:$src2),
|
2011-11-19 07:07:26 +00:00
|
|
|
(VPSLLDQYri VR256:$src1, imm:$src2)>;
|
2011-10-31 02:15:10 +00:00
|
|
|
def : Pat<(int_x86_avx2_psrl_dq_bs VR256:$src1, imm:$src2),
|
2011-11-19 07:07:26 +00:00
|
|
|
(VPSRLDQYri VR256:$src1, imm:$src2)>;
|
2011-10-31 02:15:10 +00:00
|
|
|
}
|
|
|
|
|
2006-10-07 19:49:05 +00:00
|
|
|
let Predicates = [HasSSE2] in {
|
|
|
|
def : Pat<(int_x86_sse2_psll_dq VR128:$src1, imm:$src2),
|
2011-11-19 07:07:26 +00:00
|
|
|
(PSLLDQri VR128:$src1, (BYTE_imm imm:$src2))>;
|
2006-10-07 19:49:05 +00:00
|
|
|
def : Pat<(int_x86_sse2_psrl_dq VR128:$src1, imm:$src2),
|
2011-11-19 07:07:26 +00:00
|
|
|
(PSRLDQri VR128:$src1, (BYTE_imm imm:$src2))>;
|
2008-10-02 05:56:52 +00:00
|
|
|
def : Pat<(int_x86_sse2_psll_dq_bs VR128:$src1, imm:$src2),
|
2011-11-19 07:07:26 +00:00
|
|
|
(PSLLDQri VR128:$src1, imm:$src2)>;
|
2008-10-02 05:56:52 +00:00
|
|
|
def : Pat<(int_x86_sse2_psrl_dq_bs VR128:$src1, imm:$src2),
|
2011-11-19 07:07:26 +00:00
|
|
|
(PSRLDQri VR128:$src1, imm:$src2)>;
|
2007-01-05 07:55:56 +00:00
|
|
|
def : Pat<(v2f64 (X86fsrl VR128:$src1, i32immSExt8:$src2)),
|
2011-11-19 07:07:26 +00:00
|
|
|
(PSRLDQri VR128:$src1, (BYTE_imm imm:$src2))>;
|
2008-05-29 08:22:04 +00:00
|
|
|
|
|
|
|
// Shift up / down and insert zero's.
|
|
|
|
def : Pat<(v2i64 (X86vshl VR128:$src, (i8 imm:$amt))),
|
2011-11-19 07:07:26 +00:00
|
|
|
(PSLLDQri VR128:$src, (BYTE_imm imm:$amt))>;
|
2008-05-29 08:22:04 +00:00
|
|
|
def : Pat<(v2i64 (X86vshr VR128:$src, (i8 imm:$amt))),
|
2011-11-19 07:07:26 +00:00
|
|
|
(PSRLDQri VR128:$src, (BYTE_imm imm:$amt))>;
|
2006-10-07 19:49:05 +00:00
|
|
|
}
|
|
|
|
|
2010-06-29 22:12:16 +00:00
|
|
|
//===---------------------------------------------------------------------===//
|
|
|
|
// SSE2 - Packed Integer Comparison Instructions
|
|
|
|
//===---------------------------------------------------------------------===//
|
2006-03-25 09:37:23 +00:00
|
|
|
|
2011-04-29 05:40:18 +00:00
|
|
|
let Predicates = [HasAVX] in {
|
2011-10-31 02:15:10 +00:00
|
|
|
defm VPCMPEQB : PDI_binop_rm_int<0x74, "vpcmpeqb", int_x86_sse2_pcmpeq_b,
|
|
|
|
VR128, memopv2i64, i128mem, 1, 0>, VEX_4V;
|
|
|
|
defm VPCMPEQW : PDI_binop_rm_int<0x75, "vpcmpeqw", int_x86_sse2_pcmpeq_w,
|
|
|
|
VR128, memopv2i64, i128mem, 1, 0>, VEX_4V;
|
|
|
|
defm VPCMPEQD : PDI_binop_rm_int<0x76, "vpcmpeqd", int_x86_sse2_pcmpeq_d,
|
|
|
|
VR128, memopv2i64, i128mem, 1, 0>, VEX_4V;
|
|
|
|
defm VPCMPGTB : PDI_binop_rm_int<0x64, "vpcmpgtb", int_x86_sse2_pcmpgt_b,
|
|
|
|
VR128, memopv2i64, i128mem, 0, 0>, VEX_4V;
|
|
|
|
defm VPCMPGTW : PDI_binop_rm_int<0x65, "vpcmpgtw", int_x86_sse2_pcmpgt_w,
|
|
|
|
VR128, memopv2i64, i128mem, 0, 0>, VEX_4V;
|
|
|
|
defm VPCMPGTD : PDI_binop_rm_int<0x66, "vpcmpgtd", int_x86_sse2_pcmpgt_d,
|
|
|
|
VR128, memopv2i64, i128mem, 0, 0>, VEX_4V;
|
2011-08-22 20:31:00 +00:00
|
|
|
|
|
|
|
def : Pat<(v16i8 (X86pcmpeqb VR128:$src1, VR128:$src2)),
|
|
|
|
(VPCMPEQBrr VR128:$src1, VR128:$src2)>;
|
2011-11-17 07:49:38 +00:00
|
|
|
def : Pat<(v16i8 (X86pcmpeqb VR128:$src1,
|
|
|
|
(bc_v16i8 (memopv2i64 addr:$src2)))),
|
2011-08-22 20:31:00 +00:00
|
|
|
(VPCMPEQBrm VR128:$src1, addr:$src2)>;
|
|
|
|
def : Pat<(v8i16 (X86pcmpeqw VR128:$src1, VR128:$src2)),
|
|
|
|
(VPCMPEQWrr VR128:$src1, VR128:$src2)>;
|
2011-11-17 07:49:38 +00:00
|
|
|
def : Pat<(v8i16 (X86pcmpeqw VR128:$src1,
|
|
|
|
(bc_v8i16 (memopv2i64 addr:$src2)))),
|
2011-08-22 20:31:00 +00:00
|
|
|
(VPCMPEQWrm VR128:$src1, addr:$src2)>;
|
|
|
|
def : Pat<(v4i32 (X86pcmpeqd VR128:$src1, VR128:$src2)),
|
|
|
|
(VPCMPEQDrr VR128:$src1, VR128:$src2)>;
|
2011-11-17 07:49:38 +00:00
|
|
|
def : Pat<(v4i32 (X86pcmpeqd VR128:$src1,
|
|
|
|
(bc_v4i32 (memopv2i64 addr:$src2)))),
|
2011-08-22 20:31:00 +00:00
|
|
|
(VPCMPEQDrm VR128:$src1, addr:$src2)>;
|
|
|
|
|
|
|
|
def : Pat<(v16i8 (X86pcmpgtb VR128:$src1, VR128:$src2)),
|
|
|
|
(VPCMPGTBrr VR128:$src1, VR128:$src2)>;
|
2011-11-17 07:49:38 +00:00
|
|
|
def : Pat<(v16i8 (X86pcmpgtb VR128:$src1,
|
|
|
|
(bc_v16i8 (memopv2i64 addr:$src2)))),
|
2011-08-22 20:31:00 +00:00
|
|
|
(VPCMPGTBrm VR128:$src1, addr:$src2)>;
|
|
|
|
def : Pat<(v8i16 (X86pcmpgtw VR128:$src1, VR128:$src2)),
|
|
|
|
(VPCMPGTWrr VR128:$src1, VR128:$src2)>;
|
2011-11-17 07:49:38 +00:00
|
|
|
def : Pat<(v8i16 (X86pcmpgtw VR128:$src1,
|
|
|
|
(bc_v8i16 (memopv2i64 addr:$src2)))),
|
2011-08-22 20:31:00 +00:00
|
|
|
(VPCMPGTWrm VR128:$src1, addr:$src2)>;
|
|
|
|
def : Pat<(v4i32 (X86pcmpgtd VR128:$src1, VR128:$src2)),
|
|
|
|
(VPCMPGTDrr VR128:$src1, VR128:$src2)>;
|
2011-11-17 07:49:38 +00:00
|
|
|
def : Pat<(v4i32 (X86pcmpgtd VR128:$src1,
|
|
|
|
(bc_v4i32 (memopv2i64 addr:$src2)))),
|
2011-08-22 20:31:00 +00:00
|
|
|
(VPCMPGTDrm VR128:$src1, addr:$src2)>;
|
2010-06-30 02:21:09 +00:00
|
|
|
}
|
|
|
|
|
2011-10-31 02:15:10 +00:00
|
|
|
let Predicates = [HasAVX2] in {
|
|
|
|
defm VPCMPEQBY : PDI_binop_rm_int<0x74, "vpcmpeqb", int_x86_avx2_pcmpeq_b,
|
|
|
|
VR256, memopv4i64, i256mem, 1, 0>, VEX_4V;
|
|
|
|
defm VPCMPEQWY : PDI_binop_rm_int<0x75, "vpcmpeqw", int_x86_avx2_pcmpeq_w,
|
|
|
|
VR256, memopv4i64, i256mem, 1, 0>, VEX_4V;
|
|
|
|
defm VPCMPEQDY : PDI_binop_rm_int<0x76, "vpcmpeqd", int_x86_avx2_pcmpeq_d,
|
|
|
|
VR256, memopv4i64, i256mem, 1, 0>, VEX_4V;
|
|
|
|
defm VPCMPGTBY : PDI_binop_rm_int<0x64, "vpcmpgtb", int_x86_avx2_pcmpgt_b,
|
|
|
|
VR256, memopv4i64, i256mem, 0, 0>, VEX_4V;
|
|
|
|
defm VPCMPGTWY : PDI_binop_rm_int<0x65, "vpcmpgtw", int_x86_avx2_pcmpgt_w,
|
|
|
|
VR256, memopv4i64, i256mem, 0, 0>, VEX_4V;
|
|
|
|
defm VPCMPGTDY : PDI_binop_rm_int<0x66, "vpcmpgtd", int_x86_avx2_pcmpgt_d,
|
|
|
|
VR256, memopv4i64, i256mem, 0, 0>, VEX_4V;
|
2011-11-09 08:06:13 +00:00
|
|
|
|
|
|
|
def : Pat<(v32i8 (X86pcmpeqb VR256:$src1, VR256:$src2)),
|
|
|
|
(VPCMPEQBYrr VR256:$src1, VR256:$src2)>;
|
2011-11-17 07:49:38 +00:00
|
|
|
def : Pat<(v32i8 (X86pcmpeqb VR256:$src1,
|
|
|
|
(bc_v32i8 (memopv4i64 addr:$src2)))),
|
2011-11-09 08:06:13 +00:00
|
|
|
(VPCMPEQBYrm VR256:$src1, addr:$src2)>;
|
|
|
|
def : Pat<(v16i16 (X86pcmpeqw VR256:$src1, VR256:$src2)),
|
|
|
|
(VPCMPEQWYrr VR256:$src1, VR256:$src2)>;
|
2011-11-17 07:49:38 +00:00
|
|
|
def : Pat<(v16i16 (X86pcmpeqw VR256:$src1,
|
|
|
|
(bc_v16i16 (memopv4i64 addr:$src2)))),
|
2011-11-09 08:06:13 +00:00
|
|
|
(VPCMPEQWYrm VR256:$src1, addr:$src2)>;
|
|
|
|
def : Pat<(v8i32 (X86pcmpeqd VR256:$src1, VR256:$src2)),
|
|
|
|
(VPCMPEQDYrr VR256:$src1, VR256:$src2)>;
|
2011-11-17 07:49:38 +00:00
|
|
|
def : Pat<(v8i32 (X86pcmpeqd VR256:$src1,
|
|
|
|
(bc_v8i32 (memopv4i64 addr:$src2)))),
|
2011-11-09 08:06:13 +00:00
|
|
|
(VPCMPEQDYrm VR256:$src1, addr:$src2)>;
|
|
|
|
|
|
|
|
def : Pat<(v32i8 (X86pcmpgtb VR256:$src1, VR256:$src2)),
|
|
|
|
(VPCMPGTBYrr VR256:$src1, VR256:$src2)>;
|
2011-11-17 07:49:38 +00:00
|
|
|
def : Pat<(v32i8 (X86pcmpgtb VR256:$src1,
|
|
|
|
(bc_v32i8 (memopv4i64 addr:$src2)))),
|
2011-11-09 08:06:13 +00:00
|
|
|
(VPCMPGTBYrm VR256:$src1, addr:$src2)>;
|
|
|
|
def : Pat<(v16i16 (X86pcmpgtw VR256:$src1, VR256:$src2)),
|
|
|
|
(VPCMPGTWYrr VR256:$src1, VR256:$src2)>;
|
2011-11-17 07:49:38 +00:00
|
|
|
def : Pat<(v16i16 (X86pcmpgtw VR256:$src1,
|
|
|
|
(bc_v16i16 (memopv4i64 addr:$src2)))),
|
2011-11-09 08:06:13 +00:00
|
|
|
(VPCMPGTWYrm VR256:$src1, addr:$src2)>;
|
|
|
|
def : Pat<(v8i32 (X86pcmpgtd VR256:$src1, VR256:$src2)),
|
|
|
|
(VPCMPGTDYrr VR256:$src1, VR256:$src2)>;
|
2011-11-17 07:49:38 +00:00
|
|
|
def : Pat<(v8i32 (X86pcmpgtd VR256:$src1,
|
|
|
|
(bc_v8i32 (memopv4i64 addr:$src2)))),
|
2011-11-09 08:06:13 +00:00
|
|
|
(VPCMPGTDYrm VR256:$src1, addr:$src2)>;
|
2011-10-31 02:15:10 +00:00
|
|
|
}
|
|
|
|
|
2010-06-29 22:12:16 +00:00
|
|
|
let Constraints = "$src1 = $dst" in {
|
2011-10-31 02:15:10 +00:00
|
|
|
defm PCMPEQB : PDI_binop_rm_int<0x74, "pcmpeqb", int_x86_sse2_pcmpeq_b,
|
|
|
|
VR128, memopv2i64, i128mem, 1>;
|
|
|
|
defm PCMPEQW : PDI_binop_rm_int<0x75, "pcmpeqw", int_x86_sse2_pcmpeq_w,
|
|
|
|
VR128, memopv2i64, i128mem, 1>;
|
|
|
|
defm PCMPEQD : PDI_binop_rm_int<0x76, "pcmpeqd", int_x86_sse2_pcmpeq_d,
|
|
|
|
VR128, memopv2i64, i128mem, 1>;
|
|
|
|
defm PCMPGTB : PDI_binop_rm_int<0x64, "pcmpgtb", int_x86_sse2_pcmpgt_b,
|
|
|
|
VR128, memopv2i64, i128mem>;
|
|
|
|
defm PCMPGTW : PDI_binop_rm_int<0x65, "pcmpgtw", int_x86_sse2_pcmpgt_w,
|
|
|
|
VR128, memopv2i64, i128mem>;
|
|
|
|
defm PCMPGTD : PDI_binop_rm_int<0x66, "pcmpgtd", int_x86_sse2_pcmpgt_d,
|
|
|
|
VR128, memopv2i64, i128mem>;
|
2010-06-29 22:12:16 +00:00
|
|
|
} // Constraints = "$src1 = $dst"
|
2006-04-14 23:32:40 +00:00
|
|
|
|
2011-09-03 00:46:49 +00:00
|
|
|
let Predicates = [HasSSE2] in {
|
|
|
|
def : Pat<(v16i8 (X86pcmpeqb VR128:$src1, VR128:$src2)),
|
|
|
|
(PCMPEQBrr VR128:$src1, VR128:$src2)>;
|
2011-11-17 07:49:38 +00:00
|
|
|
def : Pat<(v16i8 (X86pcmpeqb VR128:$src1,
|
|
|
|
(bc_v16i8 (memopv2i64 addr:$src2)))),
|
2011-09-03 00:46:49 +00:00
|
|
|
(PCMPEQBrm VR128:$src1, addr:$src2)>;
|
|
|
|
def : Pat<(v8i16 (X86pcmpeqw VR128:$src1, VR128:$src2)),
|
|
|
|
(PCMPEQWrr VR128:$src1, VR128:$src2)>;
|
2011-11-17 07:49:38 +00:00
|
|
|
def : Pat<(v8i16 (X86pcmpeqw VR128:$src1,
|
|
|
|
(bc_v8i16 (memopv2i64 addr:$src2)))),
|
2011-09-03 00:46:49 +00:00
|
|
|
(PCMPEQWrm VR128:$src1, addr:$src2)>;
|
|
|
|
def : Pat<(v4i32 (X86pcmpeqd VR128:$src1, VR128:$src2)),
|
|
|
|
(PCMPEQDrr VR128:$src1, VR128:$src2)>;
|
2011-11-17 07:49:38 +00:00
|
|
|
def : Pat<(v4i32 (X86pcmpeqd VR128:$src1,
|
|
|
|
(bc_v4i32 (memopv2i64 addr:$src2)))),
|
2011-09-03 00:46:49 +00:00
|
|
|
(PCMPEQDrm VR128:$src1, addr:$src2)>;
|
|
|
|
|
|
|
|
def : Pat<(v16i8 (X86pcmpgtb VR128:$src1, VR128:$src2)),
|
|
|
|
(PCMPGTBrr VR128:$src1, VR128:$src2)>;
|
2011-11-17 07:49:38 +00:00
|
|
|
def : Pat<(v16i8 (X86pcmpgtb VR128:$src1,
|
|
|
|
(bc_v16i8 (memopv2i64 addr:$src2)))),
|
2011-09-03 00:46:49 +00:00
|
|
|
(PCMPGTBrm VR128:$src1, addr:$src2)>;
|
|
|
|
def : Pat<(v8i16 (X86pcmpgtw VR128:$src1, VR128:$src2)),
|
|
|
|
(PCMPGTWrr VR128:$src1, VR128:$src2)>;
|
2011-11-17 07:49:38 +00:00
|
|
|
def : Pat<(v8i16 (X86pcmpgtw VR128:$src1,
|
|
|
|
(bc_v8i16 (memopv2i64 addr:$src2)))),
|
2011-09-03 00:46:49 +00:00
|
|
|
(PCMPGTWrm VR128:$src1, addr:$src2)>;
|
|
|
|
def : Pat<(v4i32 (X86pcmpgtd VR128:$src1, VR128:$src2)),
|
|
|
|
(PCMPGTDrr VR128:$src1, VR128:$src2)>;
|
2011-11-17 07:49:38 +00:00
|
|
|
def : Pat<(v4i32 (X86pcmpgtd VR128:$src1,
|
|
|
|
(bc_v4i32 (memopv2i64 addr:$src2)))),
|
2011-09-03 00:46:49 +00:00
|
|
|
(PCMPGTDrm VR128:$src1, addr:$src2)>;
|
|
|
|
}
|
2008-05-12 23:09:43 +00:00
|
|
|
|
2010-06-29 22:12:16 +00:00
|
|
|
//===---------------------------------------------------------------------===//
|
|
|
|
// SSE2 - Packed Integer Pack Instructions
|
|
|
|
//===---------------------------------------------------------------------===//
|
2008-05-12 23:09:43 +00:00
|
|
|
|
2011-04-29 05:40:18 +00:00
|
|
|
let Predicates = [HasAVX] in {
|
2010-06-30 02:30:25 +00:00
|
|
|
defm VPACKSSWB : PDI_binop_rm_int<0x63, "vpacksswb", int_x86_sse2_packsswb_128,
|
2011-10-31 02:15:10 +00:00
|
|
|
VR128, memopv2i64, i128mem, 0, 0>, VEX_4V;
|
2010-06-30 02:30:25 +00:00
|
|
|
defm VPACKSSDW : PDI_binop_rm_int<0x6B, "vpackssdw", int_x86_sse2_packssdw_128,
|
2011-10-31 02:15:10 +00:00
|
|
|
VR128, memopv2i64, i128mem, 0, 0>, VEX_4V;
|
2010-06-30 02:30:25 +00:00
|
|
|
defm VPACKUSWB : PDI_binop_rm_int<0x67, "vpackuswb", int_x86_sse2_packuswb_128,
|
2011-10-31 02:15:10 +00:00
|
|
|
VR128, memopv2i64, i128mem, 0, 0>, VEX_4V;
|
|
|
|
}
|
|
|
|
|
|
|
|
let Predicates = [HasAVX2] in {
|
|
|
|
defm VPACKSSWBY : PDI_binop_rm_int<0x63, "vpacksswb", int_x86_avx2_packsswb,
|
|
|
|
VR256, memopv4i64, i256mem, 0, 0>, VEX_4V;
|
|
|
|
defm VPACKSSDWY : PDI_binop_rm_int<0x6B, "vpackssdw", int_x86_avx2_packssdw,
|
|
|
|
VR256, memopv4i64, i256mem, 0, 0>, VEX_4V;
|
|
|
|
defm VPACKUSWBY : PDI_binop_rm_int<0x67, "vpackuswb", int_x86_avx2_packuswb,
|
|
|
|
VR256, memopv4i64, i256mem, 0, 0>, VEX_4V;
|
2010-06-30 02:30:25 +00:00
|
|
|
}
|
|
|
|
|
2010-06-29 22:12:16 +00:00
|
|
|
let Constraints = "$src1 = $dst" in {
|
2011-10-31 02:15:10 +00:00
|
|
|
defm PACKSSWB : PDI_binop_rm_int<0x63, "packsswb", int_x86_sse2_packsswb_128,
|
|
|
|
VR128, memopv2i64, i128mem>;
|
|
|
|
defm PACKSSDW : PDI_binop_rm_int<0x6B, "packssdw", int_x86_sse2_packssdw_128,
|
|
|
|
VR128, memopv2i64, i128mem>;
|
|
|
|
defm PACKUSWB : PDI_binop_rm_int<0x67, "packuswb", int_x86_sse2_packuswb_128,
|
|
|
|
VR128, memopv2i64, i128mem>;
|
2010-06-29 22:12:16 +00:00
|
|
|
} // Constraints = "$src1 = $dst"
|
|
|
|
|
|
|
|
//===---------------------------------------------------------------------===//
|
|
|
|
// SSE2 - Packed Integer Shuffle Instructions
|
|
|
|
//===---------------------------------------------------------------------===//
|
2006-03-29 23:07:14 +00:00
|
|
|
|
2010-03-25 18:52:04 +00:00
|
|
|
let ExeDomain = SSEPackedInt in {
|
2010-06-30 03:29:36 +00:00
|
|
|
multiclass sse2_pshuffle<string OpcodeStr, ValueType vt, PatFrag pshuf_frag,
|
|
|
|
PatFrag bc_frag> {
|
|
|
|
def ri : Ii8<0x70, MRMSrcReg,
|
|
|
|
(outs VR128:$dst), (ins VR128:$src1, i8imm:$src2),
|
|
|
|
!strconcat(OpcodeStr,
|
|
|
|
"\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
|
|
|
|
[(set VR128:$dst, (vt (pshuf_frag:$src2 VR128:$src1,
|
|
|
|
(undef))))]>;
|
|
|
|
def mi : Ii8<0x70, MRMSrcMem,
|
|
|
|
(outs VR128:$dst), (ins i128mem:$src1, i8imm:$src2),
|
|
|
|
!strconcat(OpcodeStr,
|
|
|
|
"\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
|
|
|
|
[(set VR128:$dst, (vt (pshuf_frag:$src2
|
|
|
|
(bc_frag (memopv2i64 addr:$src1)),
|
|
|
|
(undef))))]>;
|
|
|
|
}
|
2011-11-02 04:42:13 +00:00
|
|
|
|
|
|
|
multiclass sse2_pshuffle_y<string OpcodeStr, ValueType vt, PatFrag pshuf_frag,
|
|
|
|
PatFrag bc_frag> {
|
|
|
|
def Yri : Ii8<0x70, MRMSrcReg,
|
|
|
|
(outs VR256:$dst), (ins VR256:$src1, i8imm:$src2),
|
|
|
|
!strconcat(OpcodeStr,
|
|
|
|
"\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
|
|
|
|
[(set VR256:$dst, (vt (pshuf_frag:$src2 VR256:$src1,
|
|
|
|
(undef))))]>;
|
|
|
|
def Ymi : Ii8<0x70, MRMSrcMem,
|
|
|
|
(outs VR256:$dst), (ins i256mem:$src1, i8imm:$src2),
|
|
|
|
!strconcat(OpcodeStr,
|
|
|
|
"\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
|
|
|
|
[(set VR256:$dst, (vt (pshuf_frag:$src2
|
|
|
|
(bc_frag (memopv4i64 addr:$src1)),
|
|
|
|
(undef))))]>;
|
|
|
|
}
|
2010-06-30 03:29:36 +00:00
|
|
|
} // ExeDomain = SSEPackedInt
|
|
|
|
|
2011-04-29 05:40:18 +00:00
|
|
|
let Predicates = [HasAVX] in {
|
2010-06-30 03:47:56 +00:00
|
|
|
let AddedComplexity = 5 in
|
2011-08-25 08:11:01 +00:00
|
|
|
defm VPSHUFD : sse2_pshuffle<"vpshufd", v4i32, pshufd, bc_v4i32>, TB, OpSize,
|
2010-06-30 03:47:56 +00:00
|
|
|
VEX;
|
|
|
|
|
|
|
|
// SSE2 with ImmT == Imm8 and XS prefix.
|
|
|
|
defm VPSHUFHW : sse2_pshuffle<"vpshufhw", v8i16, pshufhw, bc_v8i16>, XS,
|
|
|
|
VEX;
|
|
|
|
|
|
|
|
// SSE2 with ImmT == Imm8 and XD prefix.
|
|
|
|
defm VPSHUFLW : sse2_pshuffle<"vpshuflw", v8i16, pshuflw, bc_v8i16>, XD,
|
|
|
|
VEX;
|
2011-08-24 23:17:57 +00:00
|
|
|
|
|
|
|
let AddedComplexity = 5 in
|
|
|
|
def : Pat<(v4f32 (pshufd:$src2 VR128:$src1, (undef))),
|
|
|
|
(VPSHUFDri VR128:$src1, (SHUFFLE_get_shuf_imm VR128:$src2))>;
|
|
|
|
// Unary v4f32 shuffle with VPSHUF* in order to fold a load.
|
|
|
|
def : Pat<(pshufd:$src2 (bc_v4i32 (memopv4f32 addr:$src1)), (undef)),
|
|
|
|
(VPSHUFDmi addr:$src1, (SHUFFLE_get_shuf_imm VR128:$src2))>;
|
|
|
|
|
|
|
|
def : Pat<(v4i32 (X86PShufd (bc_v4i32 (memopv2i64 addr:$src1)),
|
|
|
|
(i8 imm:$imm))),
|
2011-08-31 03:04:14 +00:00
|
|
|
(VPSHUFDmi addr:$src1, imm:$imm)>;
|
2011-08-24 23:17:57 +00:00
|
|
|
def : Pat<(v4i32 (X86PShufd (bc_v4i32 (memopv4f32 addr:$src1)),
|
|
|
|
(i8 imm:$imm))),
|
|
|
|
(VPSHUFDmi addr:$src1, imm:$imm)>;
|
|
|
|
def : Pat<(v4f32 (X86PShufd VR128:$src1, (i8 imm:$imm))),
|
2011-08-31 03:04:14 +00:00
|
|
|
(VPSHUFDri VR128:$src1, imm:$imm)>;
|
2011-08-24 23:17:57 +00:00
|
|
|
def : Pat<(v4i32 (X86PShufd VR128:$src1, (i8 imm:$imm))),
|
2011-08-31 03:04:14 +00:00
|
|
|
(VPSHUFDri VR128:$src1, imm:$imm)>;
|
2011-08-24 23:17:57 +00:00
|
|
|
def : Pat<(v8i16 (X86PShufhw VR128:$src, (i8 imm:$imm))),
|
|
|
|
(VPSHUFHWri VR128:$src, imm:$imm)>;
|
|
|
|
def : Pat<(v8i16 (X86PShufhw (bc_v8i16 (memopv2i64 addr:$src)),
|
|
|
|
(i8 imm:$imm))),
|
|
|
|
(VPSHUFHWmi addr:$src, imm:$imm)>;
|
|
|
|
def : Pat<(v8i16 (X86PShuflw VR128:$src, (i8 imm:$imm))),
|
|
|
|
(VPSHUFLWri VR128:$src, imm:$imm)>;
|
|
|
|
def : Pat<(v8i16 (X86PShuflw (bc_v8i16 (memopv2i64 addr:$src)),
|
|
|
|
(i8 imm:$imm))),
|
|
|
|
(VPSHUFLWmi addr:$src, imm:$imm)>;
|
2010-06-30 03:47:56 +00:00
|
|
|
}
|
|
|
|
|
2011-11-02 04:42:13 +00:00
|
|
|
let Predicates = [HasAVX2] in {
|
|
|
|
let AddedComplexity = 5 in
|
|
|
|
defm VPSHUFD : sse2_pshuffle_y<"vpshufd", v8i32, pshufd, bc_v8i32>, TB,
|
|
|
|
OpSize, VEX;
|
|
|
|
|
|
|
|
// SSE2 with ImmT == Imm8 and XS prefix.
|
|
|
|
defm VPSHUFHW : sse2_pshuffle_y<"vpshufhw", v16i16, pshufhw, bc_v16i16>, XS,
|
|
|
|
VEX;
|
|
|
|
|
|
|
|
// SSE2 with ImmT == Imm8 and XD prefix.
|
|
|
|
defm VPSHUFLW : sse2_pshuffle_y<"vpshuflw", v16i16, pshuflw, bc_v16i16>, XD,
|
|
|
|
VEX;
|
|
|
|
}
|
|
|
|
|
2010-06-30 03:29:36 +00:00
|
|
|
let Predicates = [HasSSE2] in {
|
|
|
|
let AddedComplexity = 5 in
|
|
|
|
defm PSHUFD : sse2_pshuffle<"pshufd", v4i32, pshufd, bc_v4i32>, TB, OpSize;
|
2010-03-25 18:52:04 +00:00
|
|
|
|
2010-06-30 03:29:36 +00:00
|
|
|
// SSE2 with ImmT == Imm8 and XS prefix.
|
|
|
|
defm PSHUFHW : sse2_pshuffle<"pshufhw", v8i16, pshufhw, bc_v8i16>, XS;
|
2006-03-29 23:07:14 +00:00
|
|
|
|
2010-06-30 03:29:36 +00:00
|
|
|
// SSE2 with ImmT == Imm8 and XD prefix.
|
|
|
|
defm PSHUFLW : sse2_pshuffle<"pshuflw", v8i16, pshuflw, bc_v8i16>, XD;
|
2011-08-24 23:17:57 +00:00
|
|
|
|
|
|
|
let AddedComplexity = 5 in
|
|
|
|
def : Pat<(v4f32 (pshufd:$src2 VR128:$src1, (undef))),
|
|
|
|
(PSHUFDri VR128:$src1, (SHUFFLE_get_shuf_imm VR128:$src2))>;
|
|
|
|
// Unary v4f32 shuffle with PSHUF* in order to fold a load.
|
|
|
|
def : Pat<(pshufd:$src2 (bc_v4i32 (memopv4f32 addr:$src1)), (undef)),
|
|
|
|
(PSHUFDmi addr:$src1, (SHUFFLE_get_shuf_imm VR128:$src2))>;
|
|
|
|
|
|
|
|
def : Pat<(v4i32 (X86PShufd (bc_v4i32 (memopv2i64 addr:$src1)),
|
|
|
|
(i8 imm:$imm))),
|
|
|
|
(PSHUFDmi addr:$src1, imm:$imm)>;
|
|
|
|
def : Pat<(v4i32 (X86PShufd (bc_v4i32 (memopv4f32 addr:$src1)),
|
|
|
|
(i8 imm:$imm))),
|
|
|
|
(PSHUFDmi addr:$src1, imm:$imm)>;
|
|
|
|
def : Pat<(v4f32 (X86PShufd VR128:$src1, (i8 imm:$imm))),
|
|
|
|
(PSHUFDri VR128:$src1, imm:$imm)>;
|
|
|
|
def : Pat<(v4i32 (X86PShufd VR128:$src1, (i8 imm:$imm))),
|
|
|
|
(PSHUFDri VR128:$src1, imm:$imm)>;
|
|
|
|
def : Pat<(v8i16 (X86PShufhw VR128:$src, (i8 imm:$imm))),
|
|
|
|
(PSHUFHWri VR128:$src, imm:$imm)>;
|
|
|
|
def : Pat<(v8i16 (X86PShufhw (bc_v8i16 (memopv2i64 addr:$src)),
|
|
|
|
(i8 imm:$imm))),
|
|
|
|
(PSHUFHWmi addr:$src, imm:$imm)>;
|
|
|
|
def : Pat<(v8i16 (X86PShuflw VR128:$src, (i8 imm:$imm))),
|
|
|
|
(PSHUFLWri VR128:$src, imm:$imm)>;
|
|
|
|
def : Pat<(v8i16 (X86PShuflw (bc_v8i16 (memopv2i64 addr:$src)),
|
|
|
|
(i8 imm:$imm))),
|
|
|
|
(PSHUFLWmi addr:$src, imm:$imm)>;
|
2010-06-30 03:29:36 +00:00
|
|
|
}
|
2010-06-29 22:12:16 +00:00
|
|
|
|
|
|
|
//===---------------------------------------------------------------------===//
|
|
|
|
// SSE2 - Packed Integer Unpack Instructions
|
|
|
|
//===---------------------------------------------------------------------===//
|
|
|
|
|
|
|
|
let ExeDomain = SSEPackedInt in {
|
2010-06-01 17:02:50 +00:00
|
|
|
multiclass sse2_unpack<bits<8> opc, string OpcodeStr, ValueType vt,
|
2011-07-26 18:22:27 +00:00
|
|
|
SDNode OpNode, PatFrag bc_frag, bit Is2Addr = 1> {
|
2010-06-01 17:02:50 +00:00
|
|
|
def rr : PDI<opc, MRMSrcReg,
|
2010-06-30 04:06:39 +00:00
|
|
|
(outs VR128:$dst), (ins VR128:$src1, VR128:$src2),
|
|
|
|
!if(Is2Addr,
|
|
|
|
!strconcat(OpcodeStr,"\t{$src2, $dst|$dst, $src2}"),
|
|
|
|
!strconcat(OpcodeStr,"\t{$src2, $src1, $dst|$dst, $src1, $src2}")),
|
2011-07-26 18:22:27 +00:00
|
|
|
[(set VR128:$dst, (vt (OpNode VR128:$src1, VR128:$src2)))]>;
|
2010-06-01 17:02:50 +00:00
|
|
|
def rm : PDI<opc, MRMSrcMem,
|
2010-06-30 04:06:39 +00:00
|
|
|
(outs VR128:$dst), (ins VR128:$src1, i128mem:$src2),
|
|
|
|
!if(Is2Addr,
|
|
|
|
!strconcat(OpcodeStr,"\t{$src2, $dst|$dst, $src2}"),
|
|
|
|
!strconcat(OpcodeStr,"\t{$src2, $src1, $dst|$dst, $src1, $src2}")),
|
2011-07-26 18:22:27 +00:00
|
|
|
[(set VR128:$dst, (OpNode VR128:$src1,
|
2010-06-30 04:06:39 +00:00
|
|
|
(bc_frag (memopv2i64
|
|
|
|
addr:$src2))))]>;
|
|
|
|
}
|
|
|
|
|
2011-11-02 04:42:13 +00:00
|
|
|
multiclass sse2_unpack_y<bits<8> opc, string OpcodeStr, ValueType vt,
|
|
|
|
SDNode OpNode, PatFrag bc_frag> {
|
|
|
|
def Yrr : PDI<opc, MRMSrcReg,
|
|
|
|
(outs VR256:$dst), (ins VR256:$src1, VR256:$src2),
|
|
|
|
!strconcat(OpcodeStr,"\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
|
|
|
|
[(set VR256:$dst, (vt (OpNode VR256:$src1, VR256:$src2)))]>;
|
|
|
|
def Yrm : PDI<opc, MRMSrcMem,
|
|
|
|
(outs VR256:$dst), (ins VR256:$src1, i256mem:$src2),
|
|
|
|
!strconcat(OpcodeStr,"\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
|
|
|
|
[(set VR256:$dst, (OpNode VR256:$src1,
|
|
|
|
(bc_frag (memopv4i64 addr:$src2))))]>;
|
|
|
|
}
|
|
|
|
|
2011-04-29 05:40:18 +00:00
|
|
|
let Predicates = [HasAVX] in {
|
2011-12-06 08:21:25 +00:00
|
|
|
defm VPUNPCKLBW : sse2_unpack<0x60, "vpunpcklbw", v16i8, X86Unpckl,
|
2011-07-26 18:22:27 +00:00
|
|
|
bc_v16i8, 0>, VEX_4V;
|
2011-12-06 08:21:25 +00:00
|
|
|
defm VPUNPCKLWD : sse2_unpack<0x61, "vpunpcklwd", v8i16, X86Unpckl,
|
2011-07-26 18:22:27 +00:00
|
|
|
bc_v8i16, 0>, VEX_4V;
|
2011-12-06 08:21:25 +00:00
|
|
|
defm VPUNPCKLDQ : sse2_unpack<0x62, "vpunpckldq", v4i32, X86Unpckl,
|
2011-07-26 18:22:27 +00:00
|
|
|
bc_v4i32, 0>, VEX_4V;
|
2011-12-06 08:21:25 +00:00
|
|
|
defm VPUNPCKLQDQ : sse2_unpack<0x6C, "vpunpcklqdq", v2i64, X86Unpckl,
|
2011-11-21 08:26:50 +00:00
|
|
|
bc_v2i64, 0>, VEX_4V;
|
2011-07-26 18:22:27 +00:00
|
|
|
|
2011-12-06 08:21:25 +00:00
|
|
|
defm VPUNPCKHBW : sse2_unpack<0x68, "vpunpckhbw", v16i8, X86Unpckh,
|
2011-07-26 18:22:27 +00:00
|
|
|
bc_v16i8, 0>, VEX_4V;
|
2011-12-06 08:21:25 +00:00
|
|
|
defm VPUNPCKHWD : sse2_unpack<0x69, "vpunpckhwd", v8i16, X86Unpckh,
|
2011-07-26 18:22:27 +00:00
|
|
|
bc_v8i16, 0>, VEX_4V;
|
2011-12-06 08:21:25 +00:00
|
|
|
defm VPUNPCKHDQ : sse2_unpack<0x6A, "vpunpckhdq", v4i32, X86Unpckh,
|
2011-07-26 18:22:27 +00:00
|
|
|
bc_v4i32, 0>, VEX_4V;
|
2011-12-06 08:21:25 +00:00
|
|
|
defm VPUNPCKHQDQ : sse2_unpack<0x6D, "vpunpckhqdq", v2i64, X86Unpckh,
|
2011-11-21 08:26:50 +00:00
|
|
|
bc_v2i64, 0>, VEX_4V;
|
2010-06-01 17:02:50 +00:00
|
|
|
}
|
2006-03-25 09:37:23 +00:00
|
|
|
|
2011-11-02 04:42:13 +00:00
|
|
|
let Predicates = [HasAVX2] in {
|
2011-12-06 08:21:25 +00:00
|
|
|
defm VPUNPCKLBW : sse2_unpack_y<0x60, "vpunpcklbw", v32i8, X86Unpckl,
|
2011-11-02 04:42:13 +00:00
|
|
|
bc_v32i8>, VEX_4V;
|
2011-12-06 08:21:25 +00:00
|
|
|
defm VPUNPCKLWD : sse2_unpack_y<0x61, "vpunpcklwd", v16i16, X86Unpckl,
|
2011-11-02 04:42:13 +00:00
|
|
|
bc_v16i16>, VEX_4V;
|
2011-12-06 08:21:25 +00:00
|
|
|
defm VPUNPCKLDQ : sse2_unpack_y<0x62, "vpunpckldq", v8i32, X86Unpckl,
|
2011-11-02 04:42:13 +00:00
|
|
|
bc_v8i32>, VEX_4V;
|
2011-12-06 08:21:25 +00:00
|
|
|
defm VPUNPCKLQDQ : sse2_unpack_y<0x6C, "vpunpcklqdq", v4i64, X86Unpckl,
|
2011-11-21 08:26:50 +00:00
|
|
|
bc_v4i64>, VEX_4V;
|
2011-11-02 04:42:13 +00:00
|
|
|
|
2011-12-06 08:21:25 +00:00
|
|
|
defm VPUNPCKHBW : sse2_unpack_y<0x68, "vpunpckhbw", v32i8, X86Unpckh,
|
2011-11-02 04:42:13 +00:00
|
|
|
bc_v32i8>, VEX_4V;
|
2011-12-06 08:21:25 +00:00
|
|
|
defm VPUNPCKHWD : sse2_unpack_y<0x69, "vpunpckhwd", v16i16, X86Unpckh,
|
2011-11-02 04:42:13 +00:00
|
|
|
bc_v16i16>, VEX_4V;
|
2011-12-06 08:21:25 +00:00
|
|
|
defm VPUNPCKHDQ : sse2_unpack_y<0x6A, "vpunpckhdq", v8i32, X86Unpckh,
|
2011-11-02 04:42:13 +00:00
|
|
|
bc_v8i32>, VEX_4V;
|
2011-12-06 08:21:25 +00:00
|
|
|
defm VPUNPCKHQDQ : sse2_unpack_y<0x6D, "vpunpckhqdq", v4i64, X86Unpckh,
|
2011-11-21 08:26:50 +00:00
|
|
|
bc_v4i64>, VEX_4V;
|
2011-11-02 04:42:13 +00:00
|
|
|
}
|
|
|
|
|
2008-03-05 08:19:16 +00:00
|
|
|
let Constraints = "$src1 = $dst" in {
|
2011-12-06 08:21:25 +00:00
|
|
|
defm PUNPCKLBW : sse2_unpack<0x60, "punpcklbw", v16i8, X86Unpckl,
|
2011-11-24 22:20:08 +00:00
|
|
|
bc_v16i8>;
|
2011-12-06 08:21:25 +00:00
|
|
|
defm PUNPCKLWD : sse2_unpack<0x61, "punpcklwd", v8i16, X86Unpckl,
|
2011-11-24 22:20:08 +00:00
|
|
|
bc_v8i16>;
|
2011-12-06 08:21:25 +00:00
|
|
|
defm PUNPCKLDQ : sse2_unpack<0x62, "punpckldq", v4i32, X86Unpckl,
|
2011-11-24 22:20:08 +00:00
|
|
|
bc_v4i32>;
|
2011-12-06 08:21:25 +00:00
|
|
|
defm PUNPCKLQDQ : sse2_unpack<0x6C, "punpcklqdq", v2i64, X86Unpckl,
|
2011-11-24 22:20:08 +00:00
|
|
|
bc_v2i64>;
|
|
|
|
|
2011-12-06 08:21:25 +00:00
|
|
|
defm PUNPCKHBW : sse2_unpack<0x68, "punpckhbw", v16i8, X86Unpckh,
|
2011-11-24 22:20:08 +00:00
|
|
|
bc_v16i8>;
|
2011-12-06 08:21:25 +00:00
|
|
|
defm PUNPCKHWD : sse2_unpack<0x69, "punpckhwd", v8i16, X86Unpckh,
|
2011-11-24 22:20:08 +00:00
|
|
|
bc_v8i16>;
|
2011-12-06 08:21:25 +00:00
|
|
|
defm PUNPCKHDQ : sse2_unpack<0x6A, "punpckhdq", v4i32, X86Unpckh,
|
2011-11-24 22:20:08 +00:00
|
|
|
bc_v4i32>;
|
2011-12-06 08:21:25 +00:00
|
|
|
defm PUNPCKHQDQ : sse2_unpack<0x6D, "punpckhqdq", v2i64, X86Unpckh,
|
2011-11-24 22:20:08 +00:00
|
|
|
bc_v2i64>;
|
2006-03-23 01:57:24 +00:00
|
|
|
}
|
2010-06-29 22:12:16 +00:00
|
|
|
} // ExeDomain = SSEPackedInt
|
|
|
|
|
2011-12-06 08:21:25 +00:00
|
|
|
// Patterns for using AVX1 instructions with integer vectors
|
|
|
|
// Here to give AVX2 priority
|
|
|
|
let Predicates = [HasAVX] in {
|
|
|
|
def : Pat<(v8i32 (X86Unpckl VR256:$src1, (bc_v8i32 (memopv4i64 addr:$src2)))),
|
|
|
|
(VUNPCKLPSYrm VR256:$src1, addr:$src2)>;
|
|
|
|
def : Pat<(v8i32 (X86Unpckl VR256:$src1, VR256:$src2)),
|
|
|
|
(VUNPCKLPSYrr VR256:$src1, VR256:$src2)>;
|
|
|
|
def : Pat<(v8i32 (X86Unpckh VR256:$src1, (bc_v8i32 (memopv4i64 addr:$src2)))),
|
|
|
|
(VUNPCKHPSYrm VR256:$src1, addr:$src2)>;
|
|
|
|
def : Pat<(v8i32 (X86Unpckh VR256:$src1, VR256:$src2)),
|
|
|
|
(VUNPCKHPSYrr VR256:$src1, VR256:$src2)>;
|
|
|
|
|
|
|
|
def : Pat<(v4i64 (X86Unpckl VR256:$src1, (memopv4i64 addr:$src2))),
|
|
|
|
(VUNPCKLPDYrm VR256:$src1, addr:$src2)>;
|
|
|
|
def : Pat<(v4i64 (X86Unpckl VR256:$src1, VR256:$src2)),
|
|
|
|
(VUNPCKLPDYrr VR256:$src1, VR256:$src2)>;
|
|
|
|
def : Pat<(v4i64 (X86Unpckh VR256:$src1, (memopv4i64 addr:$src2))),
|
|
|
|
(VUNPCKHPDYrm VR256:$src1, addr:$src2)>;
|
|
|
|
def : Pat<(v4i64 (X86Unpckh VR256:$src1, VR256:$src2)),
|
|
|
|
(VUNPCKHPDYrr VR256:$src1, VR256:$src2)>;
|
|
|
|
}
|
|
|
|
|
2011-09-03 00:46:56 +00:00
|
|
|
// Splat v2f64 / v2i64
|
|
|
|
let AddedComplexity = 10 in {
|
|
|
|
def : Pat<(splat_lo (v2i64 VR128:$src), (undef)),
|
|
|
|
(PUNPCKLQDQrr VR128:$src, VR128:$src)>, Requires<[HasSSE2]>;
|
|
|
|
def : Pat<(splat_lo (v2i64 VR128:$src), (undef)),
|
|
|
|
(VPUNPCKLQDQrr VR128:$src, VR128:$src)>, Requires<[HasAVX]>;
|
|
|
|
}
|
|
|
|
|
2010-06-29 22:12:16 +00:00
|
|
|
//===---------------------------------------------------------------------===//
|
2010-06-30 17:03:03 +00:00
|
|
|
// SSE2 - Packed Integer Extract and Insert
|
2010-06-29 22:12:16 +00:00
|
|
|
//===---------------------------------------------------------------------===//
|
|
|
|
|
|
|
|
let ExeDomain = SSEPackedInt in {
|
2010-06-30 17:03:03 +00:00
|
|
|
multiclass sse2_pinsrw<bit Is2Addr = 1> {
|
|
|
|
def rri : Ii8<0xC4, MRMSrcReg,
|
|
|
|
(outs VR128:$dst), (ins VR128:$src1,
|
|
|
|
GR32:$src2, i32i8imm:$src3),
|
|
|
|
!if(Is2Addr,
|
|
|
|
"pinsrw\t{$src3, $src2, $dst|$dst, $src2, $src3}",
|
|
|
|
"vpinsrw\t{$src3, $src2, $src1, $dst|$dst, $src1, $src2, $src3}"),
|
|
|
|
[(set VR128:$dst,
|
|
|
|
(X86pinsrw VR128:$src1, GR32:$src2, imm:$src3))]>;
|
|
|
|
def rmi : Ii8<0xC4, MRMSrcMem,
|
|
|
|
(outs VR128:$dst), (ins VR128:$src1,
|
|
|
|
i16mem:$src2, i32i8imm:$src3),
|
|
|
|
!if(Is2Addr,
|
|
|
|
"pinsrw\t{$src3, $src2, $dst|$dst, $src2, $src3}",
|
|
|
|
"vpinsrw\t{$src3, $src2, $src1, $dst|$dst, $src1, $src2, $src3}"),
|
|
|
|
[(set VR128:$dst,
|
|
|
|
(X86pinsrw VR128:$src1, (extloadi16 addr:$src2),
|
|
|
|
imm:$src3))]>;
|
|
|
|
}
|
2010-06-29 22:12:16 +00:00
|
|
|
|
2010-06-30 17:03:03 +00:00
|
|
|
// Extract
|
2011-04-29 05:40:18 +00:00
|
|
|
let Predicates = [HasAVX] in
|
2010-06-30 17:03:03 +00:00
|
|
|
def VPEXTRWri : Ii8<0xC5, MRMSrcReg,
|
|
|
|
(outs GR32:$dst), (ins VR128:$src1, i32i8imm:$src2),
|
|
|
|
"vpextrw\t{$src2, $src1, $dst|$dst, $src1, $src2}",
|
|
|
|
[(set GR32:$dst, (X86pextrw (v8i16 VR128:$src1),
|
2011-08-25 08:11:01 +00:00
|
|
|
imm:$src2))]>, TB, OpSize, VEX;
|
2006-04-14 23:32:40 +00:00
|
|
|
def PEXTRWri : PDIi8<0xC5, MRMSrcReg,
|
Change instruction description to split OperandList into OutOperandList and
InOperandList. This gives one piece of important information: # of results
produced by an instruction.
An example of the change:
def ADD32rr : I<0x01, MRMDestReg, (ops GR32:$dst, GR32:$src1, GR32:$src2),
"add{l} {$src2, $dst|$dst, $src2}",
[(set GR32:$dst, (add GR32:$src1, GR32:$src2))]>;
=>
def ADD32rr : I<0x01, MRMDestReg, (outs GR32:$dst), (ins GR32:$src1, GR32:$src2),
"add{l} {$src2, $dst|$dst, $src2}",
[(set GR32:$dst, (add GR32:$src1, GR32:$src2))]>;
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@40033 91177308-0d34-0410-b5e6-96231b3b80d8
2007-07-19 01:14:50 +00:00
|
|
|
(outs GR32:$dst), (ins VR128:$src1, i32i8imm:$src2),
|
2007-07-31 20:11:57 +00:00
|
|
|
"pextrw\t{$src2, $src1, $dst|$dst, $src1, $src2}",
|
2006-05-16 07:21:53 +00:00
|
|
|
[(set GR32:$dst, (X86pextrw (v8i16 VR128:$src1),
|
2008-02-11 04:19:36 +00:00
|
|
|
imm:$src2))]>;
|
2010-06-30 17:03:03 +00:00
|
|
|
|
|
|
|
// Insert
|
2011-04-29 05:40:18 +00:00
|
|
|
let Predicates = [HasAVX] in {
|
2011-08-25 08:11:01 +00:00
|
|
|
defm VPINSRW : sse2_pinsrw<0>, TB, OpSize, VEX_4V;
|
2010-07-23 00:14:54 +00:00
|
|
|
def VPINSRWrr64i : Ii8<0xC4, MRMSrcReg, (outs VR128:$dst),
|
2010-07-22 21:18:49 +00:00
|
|
|
(ins VR128:$src1, GR64:$src2, i32i8imm:$src3),
|
|
|
|
"vpinsrw\t{$src3, $src2, $src1, $dst|$dst, $src1, $src2, $src3}",
|
2011-08-25 08:11:01 +00:00
|
|
|
[]>, TB, OpSize, VEX_4V;
|
2010-07-22 21:18:49 +00:00
|
|
|
}
|
2010-06-30 17:03:03 +00:00
|
|
|
|
|
|
|
let Constraints = "$src1 = $dst" in
|
2010-07-23 00:14:54 +00:00
|
|
|
defm PINSRW : sse2_pinsrw, TB, OpSize, Requires<[HasSSE2]>;
|
2010-06-30 17:03:03 +00:00
|
|
|
|
|
|
|
} // ExeDomain = SSEPackedInt
|
|
|
|
|
|
|
|
//===---------------------------------------------------------------------===//
|
2010-06-30 18:38:10 +00:00
|
|
|
// SSE2 - Packed Mask Creation
|
2010-06-30 17:03:03 +00:00
|
|
|
//===---------------------------------------------------------------------===//
|
|
|
|
|
|
|
|
let ExeDomain = SSEPackedInt in {
|
2006-03-31 19:22:53 +00:00
|
|
|
|
2010-07-22 21:18:49 +00:00
|
|
|
def VPMOVMSKBrr : VPDI<0xD7, MRMSrcReg, (outs GR32:$dst), (ins VR128:$src),
|
2010-06-30 18:38:10 +00:00
|
|
|
"pmovmskb\t{$src, $dst|$dst, $src}",
|
|
|
|
[(set GR32:$dst, (int_x86_sse2_pmovmskb_128 VR128:$src))]>, VEX;
|
2010-07-22 21:18:49 +00:00
|
|
|
def VPMOVMSKBr64r : VPDI<0xD7, MRMSrcReg, (outs GR64:$dst), (ins VR128:$src),
|
|
|
|
"pmovmskb\t{$src, $dst|$dst, $src}", []>, VEX;
|
2011-11-02 04:42:13 +00:00
|
|
|
|
|
|
|
let Predicates = [HasAVX2] in {
|
|
|
|
def VPMOVMSKBYrr : VPDI<0xD7, MRMSrcReg, (outs GR32:$dst), (ins VR256:$src),
|
|
|
|
"pmovmskb\t{$src, $dst|$dst, $src}",
|
|
|
|
[(set GR32:$dst, (int_x86_avx2_pmovmskb VR256:$src))]>, VEX;
|
|
|
|
def VPMOVMSKBYr64r : VPDI<0xD7, MRMSrcReg, (outs GR64:$dst), (ins VR256:$src),
|
|
|
|
"pmovmskb\t{$src, $dst|$dst, $src}", []>, VEX;
|
|
|
|
}
|
|
|
|
|
Change instruction description to split OperandList into OutOperandList and
InOperandList. This gives one piece of important information: # of results
produced by an instruction.
An example of the change:
def ADD32rr : I<0x01, MRMDestReg, (ops GR32:$dst, GR32:$src1, GR32:$src2),
"add{l} {$src2, $dst|$dst, $src2}",
[(set GR32:$dst, (add GR32:$src1, GR32:$src2))]>;
=>
def ADD32rr : I<0x01, MRMDestReg, (outs GR32:$dst), (ins GR32:$src1, GR32:$src2),
"add{l} {$src2, $dst|$dst, $src2}",
[(set GR32:$dst, (add GR32:$src1, GR32:$src2))]>;
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@40033 91177308-0d34-0410-b5e6-96231b3b80d8
2007-07-19 01:14:50 +00:00
|
|
|
def PMOVMSKBrr : PDI<0xD7, MRMSrcReg, (outs GR32:$dst), (ins VR128:$src),
|
2010-06-30 18:38:10 +00:00
|
|
|
"pmovmskb\t{$src, $dst|$dst, $src}",
|
|
|
|
[(set GR32:$dst, (int_x86_sse2_pmovmskb_128 VR128:$src))]>;
|
|
|
|
|
|
|
|
} // ExeDomain = SSEPackedInt
|
|
|
|
|
|
|
|
//===---------------------------------------------------------------------===//
|
|
|
|
// SSE2 - Conditional Store
|
|
|
|
//===---------------------------------------------------------------------===//
|
|
|
|
|
|
|
|
let ExeDomain = SSEPackedInt in {
|
2006-03-30 00:33:26 +00:00
|
|
|
|
2007-09-11 19:55:27 +00:00
|
|
|
let Uses = [EDI] in
|
2010-06-30 18:38:10 +00:00
|
|
|
def VMASKMOVDQU : VPDI<0xF7, MRMSrcReg, (outs),
|
|
|
|
(ins VR128:$src, VR128:$mask),
|
|
|
|
"maskmovdqu\t{$mask, $src|$src, $mask}",
|
|
|
|
[(int_x86_sse2_maskmov_dqu VR128:$src, VR128:$mask, EDI)]>, VEX;
|
|
|
|
let Uses = [RDI] in
|
|
|
|
def VMASKMOVDQU64 : VPDI<0xF7, MRMSrcReg, (outs),
|
|
|
|
(ins VR128:$src, VR128:$mask),
|
|
|
|
"maskmovdqu\t{$mask, $src|$src, $mask}",
|
|
|
|
[(int_x86_sse2_maskmov_dqu VR128:$src, VR128:$mask, RDI)]>, VEX;
|
2006-04-11 06:57:30 +00:00
|
|
|
|
2010-06-30 18:38:10 +00:00
|
|
|
let Uses = [EDI] in
|
|
|
|
def MASKMOVDQU : PDI<0xF7, MRMSrcReg, (outs), (ins VR128:$src, VR128:$mask),
|
|
|
|
"maskmovdqu\t{$mask, $src|$src, $mask}",
|
|
|
|
[(int_x86_sse2_maskmov_dqu VR128:$src, VR128:$mask, EDI)]>;
|
2009-02-10 22:06:28 +00:00
|
|
|
let Uses = [RDI] in
|
|
|
|
def MASKMOVDQU64 : PDI<0xF7, MRMSrcReg, (outs), (ins VR128:$src, VR128:$mask),
|
2010-06-30 18:38:10 +00:00
|
|
|
"maskmovdqu\t{$mask, $src|$src, $mask}",
|
|
|
|
[(int_x86_sse2_maskmov_dqu VR128:$src, VR128:$mask, RDI)]>;
|
2009-02-10 22:06:28 +00:00
|
|
|
|
2010-03-25 18:52:04 +00:00
|
|
|
} // ExeDomain = SSEPackedInt
|
|
|
|
|
2010-06-30 18:38:10 +00:00
|
|
|
//===---------------------------------------------------------------------===//
|
2010-06-30 18:49:10 +00:00
|
|
|
// SSE2 - Move Doubleword
|
2010-06-30 18:38:10 +00:00
|
|
|
//===---------------------------------------------------------------------===//
|
|
|
|
|
2011-07-28 01:26:46 +00:00
|
|
|
//===---------------------------------------------------------------------===//
|
2010-07-01 01:20:06 +00:00
|
|
|
// Move Int Doubleword to Packed Double Int
|
2011-07-28 01:26:46 +00:00
|
|
|
//
|
2010-07-01 01:20:06 +00:00
|
|
|
def VMOVDI2PDIrr : VPDI<0x6E, MRMSrcReg, (outs VR128:$dst), (ins GR32:$src),
|
|
|
|
"movd\t{$src, $dst|$dst, $src}",
|
|
|
|
[(set VR128:$dst,
|
|
|
|
(v4i32 (scalar_to_vector GR32:$src)))]>, VEX;
|
|
|
|
def VMOVDI2PDIrm : VPDI<0x6E, MRMSrcMem, (outs VR128:$dst), (ins i32mem:$src),
|
|
|
|
"movd\t{$src, $dst|$dst, $src}",
|
|
|
|
[(set VR128:$dst,
|
|
|
|
(v4i32 (scalar_to_vector (loadi32 addr:$src))))]>,
|
|
|
|
VEX;
|
2011-07-25 23:05:25 +00:00
|
|
|
def VMOV64toPQIrr : VRPDI<0x6E, MRMSrcReg, (outs VR128:$dst), (ins GR64:$src),
|
|
|
|
"mov{d|q}\t{$src, $dst|$dst, $src}",
|
|
|
|
[(set VR128:$dst,
|
|
|
|
(v2i64 (scalar_to_vector GR64:$src)))]>, VEX;
|
|
|
|
def VMOV64toSDrr : VRPDI<0x6E, MRMSrcReg, (outs FR64:$dst), (ins GR64:$src),
|
|
|
|
"mov{d|q}\t{$src, $dst|$dst, $src}",
|
|
|
|
[(set FR64:$dst, (bitconvert GR64:$src))]>, VEX;
|
|
|
|
|
Change instruction description to split OperandList into OutOperandList and
InOperandList. This gives one piece of important information: # of results
produced by an instruction.
An example of the change:
def ADD32rr : I<0x01, MRMDestReg, (ops GR32:$dst, GR32:$src1, GR32:$src2),
"add{l} {$src2, $dst|$dst, $src2}",
[(set GR32:$dst, (add GR32:$src1, GR32:$src2))]>;
=>
def ADD32rr : I<0x01, MRMDestReg, (outs GR32:$dst), (ins GR32:$src1, GR32:$src2),
"add{l} {$src2, $dst|$dst, $src2}",
[(set GR32:$dst, (add GR32:$src1, GR32:$src2))]>;
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@40033 91177308-0d34-0410-b5e6-96231b3b80d8
2007-07-19 01:14:50 +00:00
|
|
|
def MOVDI2PDIrr : PDI<0x6E, MRMSrcReg, (outs VR128:$dst), (ins GR32:$src),
|
2007-07-31 20:11:57 +00:00
|
|
|
"movd\t{$src, $dst|$dst, $src}",
|
2006-04-03 20:53:28 +00:00
|
|
|
[(set VR128:$dst,
|
2006-05-16 07:21:53 +00:00
|
|
|
(v4i32 (scalar_to_vector GR32:$src)))]>;
|
Change instruction description to split OperandList into OutOperandList and
InOperandList. This gives one piece of important information: # of results
produced by an instruction.
An example of the change:
def ADD32rr : I<0x01, MRMDestReg, (ops GR32:$dst, GR32:$src1, GR32:$src2),
"add{l} {$src2, $dst|$dst, $src2}",
[(set GR32:$dst, (add GR32:$src1, GR32:$src2))]>;
=>
def ADD32rr : I<0x01, MRMDestReg, (outs GR32:$dst), (ins GR32:$src1, GR32:$src2),
"add{l} {$src2, $dst|$dst, $src2}",
[(set GR32:$dst, (add GR32:$src1, GR32:$src2))]>;
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@40033 91177308-0d34-0410-b5e6-96231b3b80d8
2007-07-19 01:14:50 +00:00
|
|
|
def MOVDI2PDIrm : PDI<0x6E, MRMSrcMem, (outs VR128:$dst), (ins i32mem:$src),
|
2007-07-31 20:11:57 +00:00
|
|
|
"movd\t{$src, $dst|$dst, $src}",
|
2006-04-03 20:53:28 +00:00
|
|
|
[(set VR128:$dst,
|
|
|
|
(v4i32 (scalar_to_vector (loadi32 addr:$src))))]>;
|
2010-10-05 20:49:15 +00:00
|
|
|
def MOV64toPQIrr : RPDI<0x6E, MRMSrcReg, (outs VR128:$dst), (ins GR64:$src),
|
2011-06-21 17:35:13 +00:00
|
|
|
"mov{d|q}\t{$src, $dst|$dst, $src}",
|
2010-10-05 20:49:15 +00:00
|
|
|
[(set VR128:$dst,
|
|
|
|
(v2i64 (scalar_to_vector GR64:$src)))]>;
|
|
|
|
def MOV64toSDrr : RPDI<0x6E, MRMSrcReg, (outs FR64:$dst), (ins GR64:$src),
|
2011-06-21 17:35:13 +00:00
|
|
|
"mov{d|q}\t{$src, $dst|$dst, $src}",
|
2010-10-05 20:49:15 +00:00
|
|
|
[(set FR64:$dst, (bitconvert GR64:$src))]>;
|
2006-11-16 23:33:25 +00:00
|
|
|
|
2011-07-28 01:26:46 +00:00
|
|
|
//===---------------------------------------------------------------------===//
|
2010-07-01 01:20:06 +00:00
|
|
|
// Move Int Doubleword to Single Scalar
|
2011-07-28 01:26:46 +00:00
|
|
|
//
|
2010-07-01 01:20:06 +00:00
|
|
|
def VMOVDI2SSrr : VPDI<0x6E, MRMSrcReg, (outs FR32:$dst), (ins GR32:$src),
|
|
|
|
"movd\t{$src, $dst|$dst, $src}",
|
|
|
|
[(set FR32:$dst, (bitconvert GR32:$src))]>, VEX;
|
|
|
|
|
|
|
|
def VMOVDI2SSrm : VPDI<0x6E, MRMSrcMem, (outs FR32:$dst), (ins i32mem:$src),
|
|
|
|
"movd\t{$src, $dst|$dst, $src}",
|
|
|
|
[(set FR32:$dst, (bitconvert (loadi32 addr:$src)))]>,
|
|
|
|
VEX;
|
Change instruction description to split OperandList into OutOperandList and
InOperandList. This gives one piece of important information: # of results
produced by an instruction.
An example of the change:
def ADD32rr : I<0x01, MRMDestReg, (ops GR32:$dst, GR32:$src1, GR32:$src2),
"add{l} {$src2, $dst|$dst, $src2}",
[(set GR32:$dst, (add GR32:$src1, GR32:$src2))]>;
=>
def ADD32rr : I<0x01, MRMDestReg, (outs GR32:$dst), (ins GR32:$src1, GR32:$src2),
"add{l} {$src2, $dst|$dst, $src2}",
[(set GR32:$dst, (add GR32:$src1, GR32:$src2))]>;
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@40033 91177308-0d34-0410-b5e6-96231b3b80d8
2007-07-19 01:14:50 +00:00
|
|
|
def MOVDI2SSrr : PDI<0x6E, MRMSrcReg, (outs FR32:$dst), (ins GR32:$src),
|
2007-07-31 20:11:57 +00:00
|
|
|
"movd\t{$src, $dst|$dst, $src}",
|
2006-12-05 18:45:06 +00:00
|
|
|
[(set FR32:$dst, (bitconvert GR32:$src))]>;
|
|
|
|
|
Change instruction description to split OperandList into OutOperandList and
InOperandList. This gives one piece of important information: # of results
produced by an instruction.
An example of the change:
def ADD32rr : I<0x01, MRMDestReg, (ops GR32:$dst, GR32:$src1, GR32:$src2),
"add{l} {$src2, $dst|$dst, $src2}",
[(set GR32:$dst, (add GR32:$src1, GR32:$src2))]>;
=>
def ADD32rr : I<0x01, MRMDestReg, (outs GR32:$dst), (ins GR32:$src1, GR32:$src2),
"add{l} {$src2, $dst|$dst, $src2}",
[(set GR32:$dst, (add GR32:$src1, GR32:$src2))]>;
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@40033 91177308-0d34-0410-b5e6-96231b3b80d8
2007-07-19 01:14:50 +00:00
|
|
|
def MOVDI2SSrm : PDI<0x6E, MRMSrcMem, (outs FR32:$dst), (ins i32mem:$src),
|
2007-07-31 20:11:57 +00:00
|
|
|
"movd\t{$src, $dst|$dst, $src}",
|
2006-12-14 19:43:11 +00:00
|
|
|
[(set FR32:$dst, (bitconvert (loadi32 addr:$src)))]>;
|
2006-12-05 18:45:06 +00:00
|
|
|
|
2011-07-28 01:26:46 +00:00
|
|
|
//===---------------------------------------------------------------------===//
|
2010-07-01 01:20:06 +00:00
|
|
|
// Move Packed Doubleword Int to Packed Double Int
|
2011-07-28 01:26:46 +00:00
|
|
|
//
|
2010-07-01 01:20:06 +00:00
|
|
|
def VMOVPDI2DIrr : VPDI<0x7E, MRMDestReg, (outs GR32:$dst), (ins VR128:$src),
|
|
|
|
"movd\t{$src, $dst|$dst, $src}",
|
|
|
|
[(set GR32:$dst, (vector_extract (v4i32 VR128:$src),
|
|
|
|
(iPTR 0)))]>, VEX;
|
|
|
|
def VMOVPDI2DImr : VPDI<0x7E, MRMDestMem, (outs),
|
|
|
|
(ins i32mem:$dst, VR128:$src),
|
|
|
|
"movd\t{$src, $dst|$dst, $src}",
|
|
|
|
[(store (i32 (vector_extract (v4i32 VR128:$src),
|
|
|
|
(iPTR 0))), addr:$dst)]>, VEX;
|
Change instruction description to split OperandList into OutOperandList and
InOperandList. This gives one piece of important information: # of results
produced by an instruction.
An example of the change:
def ADD32rr : I<0x01, MRMDestReg, (ops GR32:$dst, GR32:$src1, GR32:$src2),
"add{l} {$src2, $dst|$dst, $src2}",
[(set GR32:$dst, (add GR32:$src1, GR32:$src2))]>;
=>
def ADD32rr : I<0x01, MRMDestReg, (outs GR32:$dst), (ins GR32:$src1, GR32:$src2),
"add{l} {$src2, $dst|$dst, $src2}",
[(set GR32:$dst, (add GR32:$src1, GR32:$src2))]>;
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@40033 91177308-0d34-0410-b5e6-96231b3b80d8
2007-07-19 01:14:50 +00:00
|
|
|
def MOVPDI2DIrr : PDI<0x7E, MRMDestReg, (outs GR32:$dst), (ins VR128:$src),
|
2007-07-31 20:11:57 +00:00
|
|
|
"movd\t{$src, $dst|$dst, $src}",
|
2006-05-16 07:21:53 +00:00
|
|
|
[(set GR32:$dst, (vector_extract (v4i32 VR128:$src),
|
2006-06-15 08:14:54 +00:00
|
|
|
(iPTR 0)))]>;
|
Change instruction description to split OperandList into OutOperandList and
InOperandList. This gives one piece of important information: # of results
produced by an instruction.
An example of the change:
def ADD32rr : I<0x01, MRMDestReg, (ops GR32:$dst, GR32:$src1, GR32:$src2),
"add{l} {$src2, $dst|$dst, $src2}",
[(set GR32:$dst, (add GR32:$src1, GR32:$src2))]>;
=>
def ADD32rr : I<0x01, MRMDestReg, (outs GR32:$dst), (ins GR32:$src1, GR32:$src2),
"add{l} {$src2, $dst|$dst, $src2}",
[(set GR32:$dst, (add GR32:$src1, GR32:$src2))]>;
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@40033 91177308-0d34-0410-b5e6-96231b3b80d8
2007-07-19 01:14:50 +00:00
|
|
|
def MOVPDI2DImr : PDI<0x7E, MRMDestMem, (outs), (ins i32mem:$dst, VR128:$src),
|
2007-07-31 20:11:57 +00:00
|
|
|
"movd\t{$src, $dst|$dst, $src}",
|
2006-04-03 20:53:28 +00:00
|
|
|
[(store (i32 (vector_extract (v4i32 VR128:$src),
|
2006-06-15 08:14:54 +00:00
|
|
|
(iPTR 0))), addr:$dst)]>;
|
2006-04-03 20:53:28 +00:00
|
|
|
|
2011-09-14 02:36:58 +00:00
|
|
|
//===---------------------------------------------------------------------===//
|
|
|
|
// Move Packed Doubleword Int first element to Doubleword Int
|
|
|
|
//
|
2011-09-19 23:36:59 +00:00
|
|
|
def VMOVPQIto64rr : I<0x7E, MRMDestReg, (outs GR64:$dst), (ins VR128:$src),
|
2011-09-14 02:36:58 +00:00
|
|
|
"mov{d|q}\t{$src, $dst|$dst, $src}",
|
|
|
|
[(set GR64:$dst, (vector_extract (v2i64 VR128:$src),
|
2011-09-19 23:36:59 +00:00
|
|
|
(iPTR 0)))]>,
|
|
|
|
TB, OpSize, VEX, VEX_W, Requires<[HasAVX, In64BitMode]>;
|
2011-09-14 02:36:58 +00:00
|
|
|
|
|
|
|
def MOVPQIto64rr : RPDI<0x7E, MRMDestReg, (outs GR64:$dst), (ins VR128:$src),
|
|
|
|
"mov{d|q}\t{$src, $dst|$dst, $src}",
|
|
|
|
[(set GR64:$dst, (vector_extract (v2i64 VR128:$src),
|
|
|
|
(iPTR 0)))]>;
|
|
|
|
|
2011-09-08 21:52:33 +00:00
|
|
|
//===---------------------------------------------------------------------===//
|
|
|
|
// Bitcast FR64 <-> GR64
|
|
|
|
//
|
|
|
|
let Predicates = [HasAVX] in
|
|
|
|
def VMOV64toSDrm : S3SI<0x7E, MRMSrcMem, (outs FR64:$dst), (ins i64mem:$src),
|
|
|
|
"vmovq\t{$src, $dst|$dst, $src}",
|
|
|
|
[(set FR64:$dst, (bitconvert (loadi64 addr:$src)))]>,
|
|
|
|
VEX;
|
|
|
|
def VMOVSDto64rr : VRPDI<0x7E, MRMDestReg, (outs GR64:$dst), (ins FR64:$src),
|
|
|
|
"mov{d|q}\t{$src, $dst|$dst, $src}",
|
2012-01-10 22:14:06 +00:00
|
|
|
[(set GR64:$dst, (bitconvert FR64:$src))]>, VEX;
|
2011-09-08 21:52:33 +00:00
|
|
|
def VMOVSDto64mr : VRPDI<0x7E, MRMDestMem, (outs), (ins i64mem:$dst, FR64:$src),
|
|
|
|
"movq\t{$src, $dst|$dst, $src}",
|
2012-01-10 22:14:06 +00:00
|
|
|
[(store (i64 (bitconvert FR64:$src)), addr:$dst)]>,
|
|
|
|
VEX;
|
2011-09-08 21:52:33 +00:00
|
|
|
|
2010-10-05 20:49:15 +00:00
|
|
|
def MOV64toSDrm : S3SI<0x7E, MRMSrcMem, (outs FR64:$dst), (ins i64mem:$src),
|
|
|
|
"movq\t{$src, $dst|$dst, $src}",
|
|
|
|
[(set FR64:$dst, (bitconvert (loadi64 addr:$src)))]>;
|
2011-09-08 21:52:33 +00:00
|
|
|
def MOVSDto64rr : RPDI<0x7E, MRMDestReg, (outs GR64:$dst), (ins FR64:$src),
|
|
|
|
"mov{d|q}\t{$src, $dst|$dst, $src}",
|
|
|
|
[(set GR64:$dst, (bitconvert FR64:$src))]>;
|
|
|
|
def MOVSDto64mr : RPDI<0x7E, MRMDestMem, (outs), (ins i64mem:$dst, FR64:$src),
|
|
|
|
"movq\t{$src, $dst|$dst, $src}",
|
|
|
|
[(store (i64 (bitconvert FR64:$src)), addr:$dst)]>;
|
2010-10-05 20:49:15 +00:00
|
|
|
|
2011-07-28 01:26:46 +00:00
|
|
|
//===---------------------------------------------------------------------===//
|
2010-07-01 01:20:06 +00:00
|
|
|
// Move Scalar Single to Double Int
|
2011-07-28 01:26:46 +00:00
|
|
|
//
|
2010-07-01 01:20:06 +00:00
|
|
|
def VMOVSS2DIrr : VPDI<0x7E, MRMDestReg, (outs GR32:$dst), (ins FR32:$src),
|
|
|
|
"movd\t{$src, $dst|$dst, $src}",
|
|
|
|
[(set GR32:$dst, (bitconvert FR32:$src))]>, VEX;
|
|
|
|
def VMOVSS2DImr : VPDI<0x7E, MRMDestMem, (outs), (ins i32mem:$dst, FR32:$src),
|
|
|
|
"movd\t{$src, $dst|$dst, $src}",
|
|
|
|
[(store (i32 (bitconvert FR32:$src)), addr:$dst)]>, VEX;
|
Change instruction description to split OperandList into OutOperandList and
InOperandList. This gives one piece of important information: # of results
produced by an instruction.
An example of the change:
def ADD32rr : I<0x01, MRMDestReg, (ops GR32:$dst, GR32:$src1, GR32:$src2),
"add{l} {$src2, $dst|$dst, $src2}",
[(set GR32:$dst, (add GR32:$src1, GR32:$src2))]>;
=>
def ADD32rr : I<0x01, MRMDestReg, (outs GR32:$dst), (ins GR32:$src1, GR32:$src2),
"add{l} {$src2, $dst|$dst, $src2}",
[(set GR32:$dst, (add GR32:$src1, GR32:$src2))]>;
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@40033 91177308-0d34-0410-b5e6-96231b3b80d8
2007-07-19 01:14:50 +00:00
|
|
|
def MOVSS2DIrr : PDI<0x7E, MRMDestReg, (outs GR32:$dst), (ins FR32:$src),
|
2007-07-31 20:11:57 +00:00
|
|
|
"movd\t{$src, $dst|$dst, $src}",
|
2006-12-14 19:43:11 +00:00
|
|
|
[(set GR32:$dst, (bitconvert FR32:$src))]>;
|
Change instruction description to split OperandList into OutOperandList and
InOperandList. This gives one piece of important information: # of results
produced by an instruction.
An example of the change:
def ADD32rr : I<0x01, MRMDestReg, (ops GR32:$dst, GR32:$src1, GR32:$src2),
"add{l} {$src2, $dst|$dst, $src2}",
[(set GR32:$dst, (add GR32:$src1, GR32:$src2))]>;
=>
def ADD32rr : I<0x01, MRMDestReg, (outs GR32:$dst), (ins GR32:$src1, GR32:$src2),
"add{l} {$src2, $dst|$dst, $src2}",
[(set GR32:$dst, (add GR32:$src1, GR32:$src2))]>;
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@40033 91177308-0d34-0410-b5e6-96231b3b80d8
2007-07-19 01:14:50 +00:00
|
|
|
def MOVSS2DImr : PDI<0x7E, MRMDestMem, (outs), (ins i32mem:$dst, FR32:$src),
|
2007-07-31 20:11:57 +00:00
|
|
|
"movd\t{$src, $dst|$dst, $src}",
|
2006-12-14 19:43:11 +00:00
|
|
|
[(store (i32 (bitconvert FR32:$src)), addr:$dst)]>;
|
2006-12-05 18:45:06 +00:00
|
|
|
|
2011-07-28 01:26:46 +00:00
|
|
|
//===---------------------------------------------------------------------===//
|
|
|
|
// Patterns and instructions to describe movd/movq to XMM register zero-extends
|
|
|
|
//
|
2011-04-29 05:40:18 +00:00
|
|
|
let AddedComplexity = 15 in {
|
2010-07-01 01:20:06 +00:00
|
|
|
def VMOVZDI2PDIrr : VPDI<0x6E, MRMSrcReg, (outs VR128:$dst), (ins GR32:$src),
|
|
|
|
"movd\t{$src, $dst|$dst, $src}",
|
|
|
|
[(set VR128:$dst, (v4i32 (X86vzmovl
|
|
|
|
(v4i32 (scalar_to_vector GR32:$src)))))]>,
|
|
|
|
VEX;
|
|
|
|
def VMOVZQI2PQIrr : VPDI<0x6E, MRMSrcReg, (outs VR128:$dst), (ins GR64:$src),
|
2011-06-21 17:35:13 +00:00
|
|
|
"mov{d|q}\t{$src, $dst|$dst, $src}", // X86-64 only
|
2010-07-01 01:20:06 +00:00
|
|
|
[(set VR128:$dst, (v2i64 (X86vzmovl
|
|
|
|
(v2i64 (scalar_to_vector GR64:$src)))))]>,
|
|
|
|
VEX, VEX_W;
|
|
|
|
}
|
2007-12-15 03:00:47 +00:00
|
|
|
let AddedComplexity = 15 in {
|
Change instruction description to split OperandList into OutOperandList and
InOperandList. This gives one piece of important information: # of results
produced by an instruction.
An example of the change:
def ADD32rr : I<0x01, MRMDestReg, (ops GR32:$dst, GR32:$src1, GR32:$src2),
"add{l} {$src2, $dst|$dst, $src2}",
[(set GR32:$dst, (add GR32:$src1, GR32:$src2))]>;
=>
def ADD32rr : I<0x01, MRMDestReg, (outs GR32:$dst), (ins GR32:$src1, GR32:$src2),
"add{l} {$src2, $dst|$dst, $src2}",
[(set GR32:$dst, (add GR32:$src1, GR32:$src2))]>;
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@40033 91177308-0d34-0410-b5e6-96231b3b80d8
2007-07-19 01:14:50 +00:00
|
|
|
def MOVZDI2PDIrr : PDI<0x6E, MRMSrcReg, (outs VR128:$dst), (ins GR32:$src),
|
2007-07-31 20:11:57 +00:00
|
|
|
"movd\t{$src, $dst|$dst, $src}",
|
2008-05-09 21:53:03 +00:00
|
|
|
[(set VR128:$dst, (v4i32 (X86vzmovl
|
2008-05-08 00:57:18 +00:00
|
|
|
(v4i32 (scalar_to_vector GR32:$src)))))]>;
|
2007-12-15 03:00:47 +00:00
|
|
|
def MOVZQI2PQIrr : RPDI<0x6E, MRMSrcReg, (outs VR128:$dst), (ins GR64:$src),
|
2011-06-21 17:35:13 +00:00
|
|
|
"mov{d|q}\t{$src, $dst|$dst, $src}", // X86-64 only
|
2008-05-09 21:53:03 +00:00
|
|
|
[(set VR128:$dst, (v2i64 (X86vzmovl
|
2008-05-08 00:57:18 +00:00
|
|
|
(v2i64 (scalar_to_vector GR64:$src)))))]>;
|
2007-12-15 03:00:47 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
let AddedComplexity = 20 in {
|
2010-07-01 01:20:06 +00:00
|
|
|
def VMOVZDI2PDIrm : VPDI<0x6E, MRMSrcMem, (outs VR128:$dst), (ins i32mem:$src),
|
|
|
|
"movd\t{$src, $dst|$dst, $src}",
|
|
|
|
[(set VR128:$dst,
|
|
|
|
(v4i32 (X86vzmovl (v4i32 (scalar_to_vector
|
|
|
|
(loadi32 addr:$src))))))]>,
|
|
|
|
VEX;
|
Change instruction description to split OperandList into OutOperandList and
InOperandList. This gives one piece of important information: # of results
produced by an instruction.
An example of the change:
def ADD32rr : I<0x01, MRMDestReg, (ops GR32:$dst, GR32:$src1, GR32:$src2),
"add{l} {$src2, $dst|$dst, $src2}",
[(set GR32:$dst, (add GR32:$src1, GR32:$src2))]>;
=>
def ADD32rr : I<0x01, MRMDestReg, (outs GR32:$dst), (ins GR32:$src1, GR32:$src2),
"add{l} {$src2, $dst|$dst, $src2}",
[(set GR32:$dst, (add GR32:$src1, GR32:$src2))]>;
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@40033 91177308-0d34-0410-b5e6-96231b3b80d8
2007-07-19 01:14:50 +00:00
|
|
|
def MOVZDI2PDIrm : PDI<0x6E, MRMSrcMem, (outs VR128:$dst), (ins i32mem:$src),
|
2007-07-31 20:11:57 +00:00
|
|
|
"movd\t{$src, $dst|$dst, $src}",
|
2007-05-02 23:11:52 +00:00
|
|
|
[(set VR128:$dst,
|
2008-05-09 21:53:03 +00:00
|
|
|
(v4i32 (X86vzmovl (v4i32 (scalar_to_vector
|
2008-05-08 00:57:18 +00:00
|
|
|
(loadi32 addr:$src))))))]>;
|
2011-09-03 00:46:51 +00:00
|
|
|
}
|
2008-05-22 18:56:56 +00:00
|
|
|
|
2011-09-03 00:46:51 +00:00
|
|
|
let Predicates = [HasAVX] in {
|
|
|
|
// AVX 128-bit movd/movq instruction write zeros in the high 128-bit part.
|
|
|
|
let AddedComplexity = 20 in {
|
|
|
|
def : Pat<(v4i32 (X86vzmovl (loadv4i32 addr:$src))),
|
2011-09-12 22:59:23 +00:00
|
|
|
(VMOVZDI2PDIrm addr:$src)>;
|
2011-09-03 00:46:51 +00:00
|
|
|
def : Pat<(v4i32 (X86vzmovl (bc_v4i32 (loadv4f32 addr:$src)))),
|
2011-09-12 22:59:23 +00:00
|
|
|
(VMOVZDI2PDIrm addr:$src)>;
|
2011-09-03 00:46:51 +00:00
|
|
|
def : Pat<(v4i32 (X86vzmovl (bc_v4i32 (loadv2i64 addr:$src)))),
|
2011-09-12 22:59:23 +00:00
|
|
|
(VMOVZDI2PDIrm addr:$src)>;
|
2011-09-03 00:46:51 +00:00
|
|
|
}
|
|
|
|
// Use regular 128-bit instructions to match 256-bit scalar_to_vec+zext.
|
|
|
|
def : Pat<(v8i32 (X86vzmovl (insert_subvector undef,
|
|
|
|
(v4i32 (scalar_to_vector GR32:$src)),(i32 0)))),
|
|
|
|
(SUBREG_TO_REG (i32 0), (VMOVZDI2PDIrr GR32:$src), sub_xmm)>;
|
|
|
|
def : Pat<(v4i64 (X86vzmovl (insert_subvector undef,
|
|
|
|
(v2i64 (scalar_to_vector GR64:$src)),(i32 0)))),
|
|
|
|
(SUBREG_TO_REG (i64 0), (VMOVZQI2PQIrr GR64:$src), sub_xmm)>;
|
|
|
|
}
|
2011-07-28 01:26:46 +00:00
|
|
|
|
2012-01-09 08:10:38 +00:00
|
|
|
let Predicates = [HasSSE2], AddedComplexity = 20 in {
|
|
|
|
def : Pat<(v4i32 (X86vzmovl (loadv4i32 addr:$src))),
|
|
|
|
(MOVZDI2PDIrm addr:$src)>;
|
|
|
|
def : Pat<(v4i32 (X86vzmovl (bc_v4i32 (loadv4f32 addr:$src)))),
|
|
|
|
(MOVZDI2PDIrm addr:$src)>;
|
|
|
|
def : Pat<(v4i32 (X86vzmovl (bc_v4i32 (loadv2i64 addr:$src)))),
|
|
|
|
(MOVZDI2PDIrm addr:$src)>;
|
|
|
|
}
|
|
|
|
|
2011-06-21 22:45:41 +00:00
|
|
|
// These are the correct encodings of the instructions so that we know how to
|
|
|
|
// read correct assembly, even though we continue to emit the wrong ones for
|
|
|
|
// compatibility with Darwin's buggy assembler.
|
|
|
|
def : InstAlias<"movq\t{$src, $dst|$dst, $src}",
|
|
|
|
(MOV64toPQIrr VR128:$dst, GR64:$src), 0>;
|
|
|
|
def : InstAlias<"movq\t{$src, $dst|$dst, $src}",
|
|
|
|
(MOV64toSDrr FR64:$dst, GR64:$src), 0>;
|
|
|
|
def : InstAlias<"movq\t{$src, $dst|$dst, $src}",
|
|
|
|
(MOVPQIto64rr GR64:$dst, VR128:$src), 0>;
|
|
|
|
def : InstAlias<"movq\t{$src, $dst|$dst, $src}",
|
|
|
|
(MOVSDto64rr GR64:$dst, FR64:$src), 0>;
|
|
|
|
def : InstAlias<"movq\t{$src, $dst|$dst, $src}",
|
|
|
|
(VMOVZQI2PQIrr VR128:$dst, GR64:$src), 0>;
|
|
|
|
def : InstAlias<"movq\t{$src, $dst|$dst, $src}",
|
|
|
|
(MOVZQI2PQIrr VR128:$dst, GR64:$src), 0>;
|
|
|
|
|
2010-06-30 18:49:10 +00:00
|
|
|
//===---------------------------------------------------------------------===//
|
|
|
|
// SSE2 - Move Quadword
|
|
|
|
//===---------------------------------------------------------------------===//
|
2008-05-22 18:56:56 +00:00
|
|
|
|
2011-07-28 01:26:46 +00:00
|
|
|
//===---------------------------------------------------------------------===//
|
2010-07-01 01:20:06 +00:00
|
|
|
// Move Quadword Int to Packed Quadword Int
|
2011-07-28 01:26:46 +00:00
|
|
|
//
|
2010-07-01 01:20:06 +00:00
|
|
|
def VMOVQI2PQIrm : I<0x7E, MRMSrcMem, (outs VR128:$dst), (ins i64mem:$src),
|
|
|
|
"vmovq\t{$src, $dst|$dst, $src}",
|
|
|
|
[(set VR128:$dst,
|
|
|
|
(v2i64 (scalar_to_vector (loadi64 addr:$src))))]>, XS,
|
2010-07-13 00:38:47 +00:00
|
|
|
VEX, Requires<[HasAVX]>;
|
2010-06-30 18:49:10 +00:00
|
|
|
def MOVQI2PQIrm : I<0x7E, MRMSrcMem, (outs VR128:$dst), (ins i64mem:$src),
|
|
|
|
"movq\t{$src, $dst|$dst, $src}",
|
|
|
|
[(set VR128:$dst,
|
|
|
|
(v2i64 (scalar_to_vector (loadi64 addr:$src))))]>, XS,
|
2010-07-01 01:20:06 +00:00
|
|
|
Requires<[HasSSE2]>; // SSE2 instruction with XS Prefix
|
|
|
|
|
2011-07-28 01:26:46 +00:00
|
|
|
//===---------------------------------------------------------------------===//
|
2010-07-01 01:20:06 +00:00
|
|
|
// Move Packed Quadword Int to Quadword Int
|
2011-07-28 01:26:46 +00:00
|
|
|
//
|
2010-07-01 01:20:06 +00:00
|
|
|
def VMOVPQI2QImr : VPDI<0xD6, MRMDestMem, (outs), (ins i64mem:$dst, VR128:$src),
|
|
|
|
"movq\t{$src, $dst|$dst, $src}",
|
|
|
|
[(store (i64 (vector_extract (v2i64 VR128:$src),
|
|
|
|
(iPTR 0))), addr:$dst)]>, VEX;
|
2010-06-30 18:49:10 +00:00
|
|
|
def MOVPQI2QImr : PDI<0xD6, MRMDestMem, (outs), (ins i64mem:$dst, VR128:$src),
|
|
|
|
"movq\t{$src, $dst|$dst, $src}",
|
|
|
|
[(store (i64 (vector_extract (v2i64 VR128:$src),
|
|
|
|
(iPTR 0))), addr:$dst)]>;
|
|
|
|
|
2011-07-28 01:26:46 +00:00
|
|
|
//===---------------------------------------------------------------------===//
|
2010-06-30 18:49:10 +00:00
|
|
|
// Store / copy lower 64-bits of a XMM register.
|
2011-07-28 01:26:46 +00:00
|
|
|
//
|
2010-07-01 01:20:06 +00:00
|
|
|
def VMOVLQ128mr : VPDI<0xD6, MRMDestMem, (outs), (ins i64mem:$dst, VR128:$src),
|
|
|
|
"movq\t{$src, $dst|$dst, $src}",
|
|
|
|
[(int_x86_sse2_storel_dq addr:$dst, VR128:$src)]>, VEX;
|
2010-06-30 18:49:10 +00:00
|
|
|
def MOVLQ128mr : PDI<0xD6, MRMDestMem, (outs), (ins i64mem:$dst, VR128:$src),
|
|
|
|
"movq\t{$src, $dst|$dst, $src}",
|
|
|
|
[(int_x86_sse2_storel_dq addr:$dst, VR128:$src)]>;
|
|
|
|
|
2011-04-29 05:40:18 +00:00
|
|
|
let AddedComplexity = 20 in
|
2010-07-01 01:20:06 +00:00
|
|
|
def VMOVZQI2PQIrm : I<0x7E, MRMSrcMem, (outs VR128:$dst), (ins i64mem:$src),
|
|
|
|
"vmovq\t{$src, $dst|$dst, $src}",
|
|
|
|
[(set VR128:$dst,
|
|
|
|
(v2i64 (X86vzmovl (v2i64 (scalar_to_vector
|
|
|
|
(loadi64 addr:$src))))))]>,
|
2010-07-13 00:38:47 +00:00
|
|
|
XS, VEX, Requires<[HasAVX]>;
|
2010-07-01 01:20:06 +00:00
|
|
|
|
2011-09-03 00:46:51 +00:00
|
|
|
let AddedComplexity = 20 in
|
Change instruction description to split OperandList into OutOperandList and
InOperandList. This gives one piece of important information: # of results
produced by an instruction.
An example of the change:
def ADD32rr : I<0x01, MRMDestReg, (ops GR32:$dst, GR32:$src1, GR32:$src2),
"add{l} {$src2, $dst|$dst, $src2}",
[(set GR32:$dst, (add GR32:$src1, GR32:$src2))]>;
=>
def ADD32rr : I<0x01, MRMDestReg, (outs GR32:$dst), (ins GR32:$src1, GR32:$src2),
"add{l} {$src2, $dst|$dst, $src2}",
[(set GR32:$dst, (add GR32:$src1, GR32:$src2))]>;
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@40033 91177308-0d34-0410-b5e6-96231b3b80d8
2007-07-19 01:14:50 +00:00
|
|
|
def MOVZQI2PQIrm : I<0x7E, MRMSrcMem, (outs VR128:$dst), (ins i64mem:$src),
|
2007-07-31 20:11:57 +00:00
|
|
|
"movq\t{$src, $dst|$dst, $src}",
|
2007-12-15 03:00:47 +00:00
|
|
|
[(set VR128:$dst,
|
2008-05-09 21:53:03 +00:00
|
|
|
(v2i64 (X86vzmovl (v2i64 (scalar_to_vector
|
2010-07-01 01:20:06 +00:00
|
|
|
(loadi64 addr:$src))))))]>,
|
|
|
|
XS, Requires<[HasSSE2]>;
|
2006-03-21 23:01:21 +00:00
|
|
|
|
2011-09-03 00:46:51 +00:00
|
|
|
let Predicates = [HasAVX], AddedComplexity = 20 in {
|
|
|
|
def : Pat<(v2i64 (X86vzmovl (loadv2i64 addr:$src))),
|
2011-09-12 22:59:23 +00:00
|
|
|
(VMOVZQI2PQIrm addr:$src)>;
|
2011-09-03 00:46:51 +00:00
|
|
|
def : Pat<(v2i64 (X86vzmovl (bc_v2i64 (loadv4f32 addr:$src)))),
|
2011-09-12 22:59:23 +00:00
|
|
|
(VMOVZQI2PQIrm addr:$src)>;
|
2011-09-03 00:46:51 +00:00
|
|
|
def : Pat<(v2i64 (X86vzload addr:$src)),
|
2011-09-12 22:59:23 +00:00
|
|
|
(VMOVZQI2PQIrm addr:$src)>;
|
2008-05-10 00:59:18 +00:00
|
|
|
}
|
2008-05-09 21:53:03 +00:00
|
|
|
|
2012-01-09 08:10:38 +00:00
|
|
|
let Predicates = [HasSSE2], AddedComplexity = 20 in {
|
|
|
|
def : Pat<(v2i64 (X86vzmovl (loadv2i64 addr:$src))),
|
|
|
|
(MOVZQI2PQIrm addr:$src)>;
|
|
|
|
def : Pat<(v2i64 (X86vzmovl (bc_v2i64 (loadv4f32 addr:$src)))),
|
|
|
|
(MOVZQI2PQIrm addr:$src)>;
|
|
|
|
def : Pat<(v2i64 (X86vzload addr:$src)), (MOVZQI2PQIrm addr:$src)>;
|
|
|
|
}
|
|
|
|
|
2012-01-03 21:05:52 +00:00
|
|
|
let Predicates = [HasAVX] in {
|
|
|
|
def : Pat<(v4i64 (X86vzload addr:$src)),
|
|
|
|
(SUBREG_TO_REG (i32 0), (VMOVAPSrm addr:$src), sub_xmm)>;
|
|
|
|
}
|
|
|
|
|
2011-07-28 01:26:46 +00:00
|
|
|
//===---------------------------------------------------------------------===//
|
2007-12-15 03:00:47 +00:00
|
|
|
// Moving from XMM to XMM and clear upper 64 bits. Note, there is a bug in
|
|
|
|
// IA32 document. movq xmm1, xmm2 does clear the high bits.
|
2011-07-28 01:26:46 +00:00
|
|
|
//
|
2011-04-29 05:40:18 +00:00
|
|
|
let AddedComplexity = 15 in
|
2010-07-01 01:20:06 +00:00
|
|
|
def VMOVZPQILo2PQIrr : I<0x7E, MRMSrcReg, (outs VR128:$dst), (ins VR128:$src),
|
|
|
|
"vmovq\t{$src, $dst|$dst, $src}",
|
|
|
|
[(set VR128:$dst, (v2i64 (X86vzmovl (v2i64 VR128:$src))))]>,
|
2010-07-13 00:38:47 +00:00
|
|
|
XS, VEX, Requires<[HasAVX]>;
|
2007-12-15 03:00:47 +00:00
|
|
|
let AddedComplexity = 15 in
|
|
|
|
def MOVZPQILo2PQIrr : I<0x7E, MRMSrcReg, (outs VR128:$dst), (ins VR128:$src),
|
|
|
|
"movq\t{$src, $dst|$dst, $src}",
|
2008-05-09 21:53:03 +00:00
|
|
|
[(set VR128:$dst, (v2i64 (X86vzmovl (v2i64 VR128:$src))))]>,
|
2007-12-15 03:00:47 +00:00
|
|
|
XS, Requires<[HasSSE2]>;
|
|
|
|
|
2011-04-29 05:40:18 +00:00
|
|
|
let AddedComplexity = 20 in
|
2010-07-01 01:20:06 +00:00
|
|
|
def VMOVZPQILo2PQIrm : I<0x7E, MRMSrcMem, (outs VR128:$dst), (ins i128mem:$src),
|
|
|
|
"vmovq\t{$src, $dst|$dst, $src}",
|
|
|
|
[(set VR128:$dst, (v2i64 (X86vzmovl
|
|
|
|
(loadv2i64 addr:$src))))]>,
|
2010-07-13 00:38:47 +00:00
|
|
|
XS, VEX, Requires<[HasAVX]>;
|
2008-05-20 18:24:47 +00:00
|
|
|
let AddedComplexity = 20 in {
|
2007-12-15 03:00:47 +00:00
|
|
|
def MOVZPQILo2PQIrm : I<0x7E, MRMSrcMem, (outs VR128:$dst), (ins i128mem:$src),
|
|
|
|
"movq\t{$src, $dst|$dst, $src}",
|
2008-05-09 21:53:03 +00:00
|
|
|
[(set VR128:$dst, (v2i64 (X86vzmovl
|
2008-05-20 18:24:47 +00:00
|
|
|
(loadv2i64 addr:$src))))]>,
|
2007-12-15 03:00:47 +00:00
|
|
|
XS, Requires<[HasSSE2]>;
|
2011-09-03 00:46:51 +00:00
|
|
|
}
|
2007-05-02 23:11:52 +00:00
|
|
|
|
2011-09-03 00:46:51 +00:00
|
|
|
let AddedComplexity = 20 in {
|
2011-09-03 00:46:58 +00:00
|
|
|
let Predicates = [HasAVX] in {
|
2011-09-03 00:46:51 +00:00
|
|
|
def : Pat<(v2i64 (X86vzmovl (bc_v2i64 (loadv4i32 addr:$src)))),
|
2011-09-12 22:59:23 +00:00
|
|
|
(VMOVZPQILo2PQIrm addr:$src)>;
|
2011-09-03 00:46:58 +00:00
|
|
|
def : Pat<(v2f64 (X86vzmovl (v2f64 VR128:$src))),
|
2011-09-12 22:59:23 +00:00
|
|
|
(VMOVZPQILo2PQIrr VR128:$src)>;
|
2011-09-03 00:46:58 +00:00
|
|
|
}
|
2012-01-09 08:10:38 +00:00
|
|
|
let Predicates = [HasSSE2] in {
|
|
|
|
def : Pat<(v2i64 (X86vzmovl (bc_v2i64 (loadv4i32 addr:$src)))),
|
|
|
|
(MOVZPQILo2PQIrm addr:$src)>;
|
|
|
|
def : Pat<(v2f64 (X86vzmovl (v2f64 VR128:$src))),
|
|
|
|
(MOVZPQILo2PQIrr VR128:$src)>;
|
|
|
|
}
|
2008-05-20 18:24:47 +00:00
|
|
|
}
|
|
|
|
|
2010-07-01 01:20:06 +00:00
|
|
|
// Instructions to match in the assembler
|
|
|
|
def VMOVQs64rr : VPDI<0x6E, MRMSrcReg, (outs VR128:$dst), (ins GR64:$src),
|
|
|
|
"movq\t{$src, $dst|$dst, $src}", []>, VEX, VEX_W;
|
|
|
|
def VMOVQd64rr : VPDI<0x7E, MRMDestReg, (outs GR64:$dst), (ins VR128:$src),
|
|
|
|
"movq\t{$src, $dst|$dst, $src}", []>, VEX, VEX_W;
|
2010-07-21 23:53:50 +00:00
|
|
|
// Recognize "movd" with GR64 destination, but encode as a "movq"
|
|
|
|
def VMOVQd64rr_alt : VPDI<0x7E, MRMDestReg, (outs GR64:$dst), (ins VR128:$src),
|
|
|
|
"movd\t{$src, $dst|$dst, $src}", []>, VEX, VEX_W;
|
2010-07-01 01:20:06 +00:00
|
|
|
|
Instruction fixes, added instructions, and AsmString changes in the
X86 instruction tables.
Also (while I was at it) cleaned up the X86 tables, removing tabs and
80-line violations.
This patch was reviewed by Chris Lattner, but please let me know if
there are any problems.
* X86*.td
Removed tabs and fixed 80-line violations
* X86Instr64bit.td
(IRET, POPCNT, BT_, LSL, SWPGS, PUSH_S, POP_S, L_S, SMSW)
Added
(CALL, CMOV) Added qualifiers
(JMP) Added PC-relative jump instruction
(POPFQ/PUSHFQ) Added qualifiers; renamed PUSHFQ to indicate
that it is 64-bit only (ambiguous since it has no
REX prefix)
(MOV) Added rr form going the other way, which is encoded
differently
(MOV) Changed immediates to offsets, which is more correct;
also fixed MOV64o64a to have to a 64-bit offset
(MOV) Fixed qualifiers
(MOV) Added debug-register and condition-register moves
(MOVZX) Added more forms
(ADC, SUB, SBB, AND, OR, XOR) Added reverse forms, which
(as with MOV) are encoded differently
(ROL) Made REX.W required
(BT) Uncommented mr form for disassembly only
(CVT__2__) Added several missing non-intrinsic forms
(LXADD, XCHG) Reordered operands to make more sense for
MRMSrcMem
(XCHG) Added register-to-register forms
(XADD, CMPXCHG, XCHG) Added non-locked forms
* X86InstrSSE.td
(CVTSS2SI, COMISS, CVTTPS2DQ, CVTPS2PD, CVTPD2PS, MOVQ)
Added
* X86InstrFPStack.td
(COM_FST0, COMP_FST0, COM_FI, COM_FIP, FFREE, FNCLEX, FNOP,
FXAM, FLDL2T, FLDL2E, FLDPI, FLDLG2, FLDLN2, F2XM1, FYL2X,
FPTAN, FPATAN, FXTRACT, FPREM1, FDECSTP, FINCSTP, FPREM,
FYL2XP1, FSINCOS, FRNDINT, FSCALE, FCOMPP, FXSAVE,
FXRSTOR)
Added
(FCOM, FCOMP) Added qualifiers
(FSTENV, FSAVE, FSTSW) Fixed opcode names
(FNSTSW) Added implicit register operand
* X86InstrInfo.td
(opaque512mem) Added for FXSAVE/FXRSTOR
(offset8, offset16, offset32, offset64) Added for MOV
(NOOPW, IRET, POPCNT, IN, BTC, BTR, BTS, LSL, INVLPG, STR,
LTR, PUSHFS, PUSHGS, POPFS, POPGS, LDS, LSS, LES, LFS,
LGS, VERR, VERW, SGDT, SIDT, SLDT, LGDT, LIDT, LLDT,
LODSD, OUTSB, OUTSW, OUTSD, HLT, RSM, FNINIT, CLC, STC,
CLI, STI, CLD, STD, CMC, CLTS, XLAT, WRMSR, RDMSR, RDPMC,
SMSW, LMSW, CPUID, INVD, WBINVD, INVEPT, INVVPID, VMCALL,
VMCLEAR, VMLAUNCH, VMRESUME, VMPTRLD, VMPTRST, VMREAD,
VMWRITE, VMXOFF, VMXON) Added
(NOOPL, POPF, POPFD, PUSHF, PUSHFD) Added qualifier
(JO, JNO, JB, JAE, JE, JNE, JBE, JA, JS, JNS, JP, JNP, JL,
JGE, JLE, JG, JCXZ) Added 32-bit forms
(MOV) Changed some immediate forms to offset forms
(MOV) Added reversed reg-reg forms, which are encoded
differently
(MOV) Added debug-register and condition-register moves
(CMOV) Added qualifiers
(AND, OR, XOR, ADC, SUB, SBB) Added reverse forms, like MOV
(BT) Uncommented memory-register forms for disassembler
(MOVSX, MOVZX) Added forms
(XCHG, LXADD) Made operand order make sense for MRMSrcMem
(XCHG) Added register-register forms
(XADD, CMPXCHG) Added unlocked forms
* X86InstrMMX.td
(MMX_MOVD, MMV_MOVQ) Added forms
* X86InstrInfo.cpp: Changed PUSHFQ to PUSHFQ64 to reflect table
change
* X86RegisterInfo.td: Added debug and condition register sets
* x86-64-pic-3.ll: Fixed testcase to reflect call qualifier
* peep-test-3.ll: Fixed testcase to reflect test qualifier
* cmov.ll: Fixed testcase to reflect cmov qualifier
* loop-blocks.ll: Fixed testcase to reflect call qualifier
* x86-64-pic-11.ll: Fixed testcase to reflect call qualifier
* 2009-11-04-SubregCoalescingBug.ll: Fixed testcase to reflect call
qualifier
* x86-64-pic-2.ll: Fixed testcase to reflect call qualifier
* live-out-reg-info.ll: Fixed testcase to reflect test qualifier
* tail-opts.ll: Fixed testcase to reflect call qualifiers
* x86-64-pic-10.ll: Fixed testcase to reflect call qualifier
* bss-pagealigned.ll: Fixed testcase to reflect call qualifier
* x86-64-pic-1.ll: Fixed testcase to reflect call qualifier
* widen_load-1.ll: Fixed testcase to reflect call qualifier
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@91638 91177308-0d34-0410-b5e6-96231b3b80d8
2009-12-18 00:01:26 +00:00
|
|
|
// Instructions for the disassembler
|
|
|
|
// xr = XMM register
|
|
|
|
// xm = mem64
|
|
|
|
|
2011-04-29 05:40:18 +00:00
|
|
|
let Predicates = [HasAVX] in
|
2010-07-01 01:20:06 +00:00
|
|
|
def VMOVQxrxr: I<0x7E, MRMSrcReg, (outs VR128:$dst), (ins VR128:$src),
|
|
|
|
"vmovq\t{$src, $dst|$dst, $src}", []>, VEX, XS;
|
Instruction fixes, added instructions, and AsmString changes in the
X86 instruction tables.
Also (while I was at it) cleaned up the X86 tables, removing tabs and
80-line violations.
This patch was reviewed by Chris Lattner, but please let me know if
there are any problems.
* X86*.td
Removed tabs and fixed 80-line violations
* X86Instr64bit.td
(IRET, POPCNT, BT_, LSL, SWPGS, PUSH_S, POP_S, L_S, SMSW)
Added
(CALL, CMOV) Added qualifiers
(JMP) Added PC-relative jump instruction
(POPFQ/PUSHFQ) Added qualifiers; renamed PUSHFQ to indicate
that it is 64-bit only (ambiguous since it has no
REX prefix)
(MOV) Added rr form going the other way, which is encoded
differently
(MOV) Changed immediates to offsets, which is more correct;
also fixed MOV64o64a to have to a 64-bit offset
(MOV) Fixed qualifiers
(MOV) Added debug-register and condition-register moves
(MOVZX) Added more forms
(ADC, SUB, SBB, AND, OR, XOR) Added reverse forms, which
(as with MOV) are encoded differently
(ROL) Made REX.W required
(BT) Uncommented mr form for disassembly only
(CVT__2__) Added several missing non-intrinsic forms
(LXADD, XCHG) Reordered operands to make more sense for
MRMSrcMem
(XCHG) Added register-to-register forms
(XADD, CMPXCHG, XCHG) Added non-locked forms
* X86InstrSSE.td
(CVTSS2SI, COMISS, CVTTPS2DQ, CVTPS2PD, CVTPD2PS, MOVQ)
Added
* X86InstrFPStack.td
(COM_FST0, COMP_FST0, COM_FI, COM_FIP, FFREE, FNCLEX, FNOP,
FXAM, FLDL2T, FLDL2E, FLDPI, FLDLG2, FLDLN2, F2XM1, FYL2X,
FPTAN, FPATAN, FXTRACT, FPREM1, FDECSTP, FINCSTP, FPREM,
FYL2XP1, FSINCOS, FRNDINT, FSCALE, FCOMPP, FXSAVE,
FXRSTOR)
Added
(FCOM, FCOMP) Added qualifiers
(FSTENV, FSAVE, FSTSW) Fixed opcode names
(FNSTSW) Added implicit register operand
* X86InstrInfo.td
(opaque512mem) Added for FXSAVE/FXRSTOR
(offset8, offset16, offset32, offset64) Added for MOV
(NOOPW, IRET, POPCNT, IN, BTC, BTR, BTS, LSL, INVLPG, STR,
LTR, PUSHFS, PUSHGS, POPFS, POPGS, LDS, LSS, LES, LFS,
LGS, VERR, VERW, SGDT, SIDT, SLDT, LGDT, LIDT, LLDT,
LODSD, OUTSB, OUTSW, OUTSD, HLT, RSM, FNINIT, CLC, STC,
CLI, STI, CLD, STD, CMC, CLTS, XLAT, WRMSR, RDMSR, RDPMC,
SMSW, LMSW, CPUID, INVD, WBINVD, INVEPT, INVVPID, VMCALL,
VMCLEAR, VMLAUNCH, VMRESUME, VMPTRLD, VMPTRST, VMREAD,
VMWRITE, VMXOFF, VMXON) Added
(NOOPL, POPF, POPFD, PUSHF, PUSHFD) Added qualifier
(JO, JNO, JB, JAE, JE, JNE, JBE, JA, JS, JNS, JP, JNP, JL,
JGE, JLE, JG, JCXZ) Added 32-bit forms
(MOV) Changed some immediate forms to offset forms
(MOV) Added reversed reg-reg forms, which are encoded
differently
(MOV) Added debug-register and condition-register moves
(CMOV) Added qualifiers
(AND, OR, XOR, ADC, SUB, SBB) Added reverse forms, like MOV
(BT) Uncommented memory-register forms for disassembler
(MOVSX, MOVZX) Added forms
(XCHG, LXADD) Made operand order make sense for MRMSrcMem
(XCHG) Added register-register forms
(XADD, CMPXCHG) Added unlocked forms
* X86InstrMMX.td
(MMX_MOVD, MMV_MOVQ) Added forms
* X86InstrInfo.cpp: Changed PUSHFQ to PUSHFQ64 to reflect table
change
* X86RegisterInfo.td: Added debug and condition register sets
* x86-64-pic-3.ll: Fixed testcase to reflect call qualifier
* peep-test-3.ll: Fixed testcase to reflect test qualifier
* cmov.ll: Fixed testcase to reflect cmov qualifier
* loop-blocks.ll: Fixed testcase to reflect call qualifier
* x86-64-pic-11.ll: Fixed testcase to reflect call qualifier
* 2009-11-04-SubregCoalescingBug.ll: Fixed testcase to reflect call
qualifier
* x86-64-pic-2.ll: Fixed testcase to reflect call qualifier
* live-out-reg-info.ll: Fixed testcase to reflect test qualifier
* tail-opts.ll: Fixed testcase to reflect call qualifiers
* x86-64-pic-10.ll: Fixed testcase to reflect call qualifier
* bss-pagealigned.ll: Fixed testcase to reflect call qualifier
* x86-64-pic-1.ll: Fixed testcase to reflect call qualifier
* widen_load-1.ll: Fixed testcase to reflect call qualifier
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@91638 91177308-0d34-0410-b5e6-96231b3b80d8
2009-12-18 00:01:26 +00:00
|
|
|
def MOVQxrxr : I<0x7E, MRMSrcReg, (outs VR128:$dst), (ins VR128:$src),
|
|
|
|
"movq\t{$src, $dst|$dst, $src}", []>, XS;
|
|
|
|
|
2010-06-30 18:49:10 +00:00
|
|
|
//===---------------------------------------------------------------------===//
|
2010-07-01 02:33:39 +00:00
|
|
|
// SSE3 - Conversion Instructions
|
2009-07-31 20:07:27 +00:00
|
|
|
//===---------------------------------------------------------------------===//
|
2007-05-02 23:11:52 +00:00
|
|
|
|
2010-07-13 21:07:28 +00:00
|
|
|
// Convert Packed Double FP to Packed DW Integers
|
2011-04-29 05:40:18 +00:00
|
|
|
let Predicates = [HasAVX] in {
|
2010-07-13 21:07:28 +00:00
|
|
|
// The assembler can recognize rr 256-bit instructions by seeing a ymm
|
|
|
|
// register, but the same isn't true when using memory operands instead.
|
|
|
|
// Provide other assembly rr and rm forms to address this explicitly.
|
2010-07-01 02:33:39 +00:00
|
|
|
def VCVTPD2DQrr : S3DI<0xE6, MRMSrcReg, (outs VR128:$dst), (ins VR128:$src),
|
|
|
|
"vcvtpd2dq\t{$src, $dst|$dst, $src}", []>, VEX;
|
2010-07-13 21:07:28 +00:00
|
|
|
def VCVTPD2DQXrYr : S3DI<0xE6, MRMSrcReg, (outs VR128:$dst), (ins VR256:$src),
|
|
|
|
"vcvtpd2dq\t{$src, $dst|$dst, $src}", []>, VEX;
|
|
|
|
|
|
|
|
// XMM only
|
|
|
|
def VCVTPD2DQXrr : S3DI<0xE6, MRMSrcReg, (outs VR128:$dst), (ins VR128:$src),
|
|
|
|
"vcvtpd2dqx\t{$src, $dst|$dst, $src}", []>, VEX;
|
|
|
|
def VCVTPD2DQXrm : S3DI<0xE6, MRMSrcMem, (outs VR128:$dst), (ins f128mem:$src),
|
|
|
|
"vcvtpd2dqx\t{$src, $dst|$dst, $src}", []>, VEX;
|
|
|
|
|
|
|
|
// YMM only
|
|
|
|
def VCVTPD2DQYrr : S3DI<0xE6, MRMSrcReg, (outs VR128:$dst), (ins VR256:$src),
|
|
|
|
"vcvtpd2dqy\t{$src, $dst|$dst, $src}", []>, VEX;
|
|
|
|
def VCVTPD2DQYrm : S3DI<0xE6, MRMSrcMem, (outs VR128:$dst), (ins f256mem:$src),
|
|
|
|
"vcvtpd2dqy\t{$src, $dst|$dst, $src}", []>, VEX, VEX_L;
|
2010-07-01 02:33:39 +00:00
|
|
|
}
|
|
|
|
|
2010-06-22 18:09:32 +00:00
|
|
|
def CVTPD2DQrm : S3DI<0xE6, MRMSrcMem, (outs VR128:$dst), (ins f128mem:$src),
|
|
|
|
"cvtpd2dq\t{$src, $dst|$dst, $src}", []>;
|
|
|
|
def CVTPD2DQrr : S3DI<0xE6, MRMSrcReg, (outs VR128:$dst), (ins VR128:$src),
|
|
|
|
"cvtpd2dq\t{$src, $dst|$dst, $src}", []>;
|
2010-07-13 21:07:28 +00:00
|
|
|
|
2011-08-09 17:39:13 +00:00
|
|
|
def : Pat<(v4i32 (fp_to_sint (v4f64 VR256:$src))),
|
|
|
|
(VCVTPD2DQYrr VR256:$src)>;
|
|
|
|
def : Pat<(v4i32 (fp_to_sint (memopv4f64 addr:$src))),
|
|
|
|
(VCVTPD2DQYrm addr:$src)>;
|
|
|
|
|
2010-07-13 21:07:28 +00:00
|
|
|
// Convert Packed DW Integers to Packed Double FP
|
2011-04-29 05:40:18 +00:00
|
|
|
let Predicates = [HasAVX] in {
|
2010-07-13 21:07:28 +00:00
|
|
|
def VCVTDQ2PDrm : S3SI<0xE6, MRMSrcMem, (outs VR128:$dst), (ins f128mem:$src),
|
2010-08-09 18:03:43 +00:00
|
|
|
"vcvtdq2pd\t{$src, $dst|$dst, $src}", []>, VEX;
|
2010-07-13 21:07:28 +00:00
|
|
|
def VCVTDQ2PDrr : S3SI<0xE6, MRMSrcReg, (outs VR128:$dst), (ins VR128:$src),
|
2010-08-09 18:03:43 +00:00
|
|
|
"vcvtdq2pd\t{$src, $dst|$dst, $src}", []>, VEX;
|
2010-07-13 21:07:28 +00:00
|
|
|
def VCVTDQ2PDYrm : S3SI<0xE6, MRMSrcMem, (outs VR256:$dst), (ins f128mem:$src),
|
2010-08-09 21:24:59 +00:00
|
|
|
"vcvtdq2pd\t{$src, $dst|$dst, $src}", []>, VEX;
|
2010-07-13 21:07:28 +00:00
|
|
|
def VCVTDQ2PDYrr : S3SI<0xE6, MRMSrcReg, (outs VR256:$dst), (ins VR128:$src),
|
2010-08-09 21:24:59 +00:00
|
|
|
"vcvtdq2pd\t{$src, $dst|$dst, $src}", []>, VEX;
|
2010-07-13 21:07:28 +00:00
|
|
|
}
|
|
|
|
|
2010-06-22 18:09:32 +00:00
|
|
|
def CVTDQ2PDrm : S3SI<0xE6, MRMSrcMem, (outs VR128:$dst), (ins f128mem:$src),
|
|
|
|
"cvtdq2pd\t{$src, $dst|$dst, $src}", []>;
|
|
|
|
def CVTDQ2PDrr : S3SI<0xE6, MRMSrcReg, (outs VR128:$dst), (ins VR128:$src),
|
|
|
|
"cvtdq2pd\t{$src, $dst|$dst, $src}", []>;
|
|
|
|
|
2010-08-09 21:24:59 +00:00
|
|
|
// AVX 256-bit register conversion intrinsics
|
|
|
|
def : Pat<(int_x86_avx_cvtdq2_pd_256 VR128:$src),
|
|
|
|
(VCVTDQ2PDYrr VR128:$src)>;
|
2011-12-07 08:30:53 +00:00
|
|
|
def : Pat<(int_x86_avx_cvtdq2_pd_256 (bitconvert (memopv2i64 addr:$src))),
|
2010-08-09 21:24:59 +00:00
|
|
|
(VCVTDQ2PDYrm addr:$src)>;
|
|
|
|
|
2010-08-09 21:51:56 +00:00
|
|
|
def : Pat<(int_x86_avx_cvt_pd2dq_256 VR256:$src),
|
|
|
|
(VCVTPD2DQYrr VR256:$src)>;
|
|
|
|
def : Pat<(int_x86_avx_cvt_pd2dq_256 (memopv4f64 addr:$src)),
|
|
|
|
(VCVTPD2DQYrm addr:$src)>;
|
|
|
|
|
2011-08-09 17:39:13 +00:00
|
|
|
def : Pat<(v4f64 (sint_to_fp (v4i32 VR128:$src))),
|
|
|
|
(VCVTDQ2PDYrr VR128:$src)>;
|
2011-12-07 08:30:53 +00:00
|
|
|
def : Pat<(v4f64 (sint_to_fp (bc_v4i32 (memopv2i64 addr:$src)))),
|
2011-08-09 17:39:13 +00:00
|
|
|
(VCVTDQ2PDYrm addr:$src)>;
|
|
|
|
|
2010-07-01 02:33:39 +00:00
|
|
|
//===---------------------------------------------------------------------===//
|
2011-08-24 23:18:02 +00:00
|
|
|
// SSE3 - Replicate Single FP - MOVSHDUP and MOVSLDUP
|
2010-07-01 02:33:39 +00:00
|
|
|
//===---------------------------------------------------------------------===//
|
2011-07-26 02:39:32 +00:00
|
|
|
multiclass sse3_replicate_sfp<bits<8> op, SDNode OpNode, string OpcodeStr,
|
|
|
|
ValueType vt, RegisterClass RC, PatFrag mem_frag,
|
|
|
|
X86MemOperand x86memop> {
|
|
|
|
def rr : S3SI<op, MRMSrcReg, (outs RC:$dst), (ins RC:$src),
|
2010-07-01 02:33:39 +00:00
|
|
|
!strconcat(OpcodeStr, "\t{$src, $dst|$dst, $src}"),
|
2011-07-26 02:39:32 +00:00
|
|
|
[(set RC:$dst, (vt (OpNode RC:$src)))]>;
|
|
|
|
def rm : S3SI<op, MRMSrcMem, (outs RC:$dst), (ins x86memop:$src),
|
2010-07-01 02:33:39 +00:00
|
|
|
!strconcat(OpcodeStr, "\t{$src, $dst|$dst, $src}"),
|
2011-07-26 02:39:32 +00:00
|
|
|
[(set RC:$dst, (OpNode (mem_frag addr:$src)))]>;
|
2010-07-21 23:53:50 +00:00
|
|
|
}
|
|
|
|
|
2011-04-29 05:40:18 +00:00
|
|
|
let Predicates = [HasAVX] in {
|
2011-07-26 02:39:32 +00:00
|
|
|
defm VMOVSHDUP : sse3_replicate_sfp<0x16, X86Movshdup, "vmovshdup",
|
|
|
|
v4f32, VR128, memopv4f32, f128mem>, VEX;
|
2012-01-09 08:10:38 +00:00
|
|
|
defm VMOVSLDUP : sse3_replicate_sfp<0x12, X86Movsldup, "vmovsldup",
|
|
|
|
v4f32, VR128, memopv4f32, f128mem>, VEX;
|
|
|
|
defm VMOVSHDUPY : sse3_replicate_sfp<0x16, X86Movshdup, "vmovshdup",
|
|
|
|
v8f32, VR256, memopv8f32, f256mem>, VEX;
|
|
|
|
defm VMOVSLDUPY : sse3_replicate_sfp<0x12, X86Movsldup, "vmovsldup",
|
|
|
|
v8f32, VR256, memopv8f32, f256mem>, VEX;
|
2010-07-01 02:33:39 +00:00
|
|
|
}
|
2012-01-09 08:10:38 +00:00
|
|
|
defm MOVSHDUP : sse3_replicate_sfp<0x16, X86Movshdup, "movshdup", v4f32, VR128,
|
|
|
|
memopv4f32, f128mem>;
|
|
|
|
defm MOVSLDUP : sse3_replicate_sfp<0x12, X86Movsldup, "movsldup", v4f32, VR128,
|
|
|
|
memopv4f32, f128mem>;
|
2010-07-01 02:33:39 +00:00
|
|
|
|
2011-07-26 02:39:23 +00:00
|
|
|
let Predicates = [HasAVX] in {
|
|
|
|
def : Pat<(v4i32 (X86Movshdup VR128:$src)),
|
|
|
|
(VMOVSHDUPrr VR128:$src)>;
|
|
|
|
def : Pat<(v4i32 (X86Movshdup (bc_v4i32 (memopv2i64 addr:$src)))),
|
|
|
|
(VMOVSHDUPrm addr:$src)>;
|
|
|
|
def : Pat<(v4i32 (X86Movsldup VR128:$src)),
|
|
|
|
(VMOVSLDUPrr VR128:$src)>;
|
|
|
|
def : Pat<(v4i32 (X86Movsldup (bc_v4i32 (memopv2i64 addr:$src)))),
|
|
|
|
(VMOVSLDUPrm addr:$src)>;
|
2011-07-26 02:39:32 +00:00
|
|
|
def : Pat<(v8i32 (X86Movshdup VR256:$src)),
|
|
|
|
(VMOVSHDUPYrr VR256:$src)>;
|
|
|
|
def : Pat<(v8i32 (X86Movshdup (bc_v8i32 (memopv4i64 addr:$src)))),
|
|
|
|
(VMOVSHDUPYrm addr:$src)>;
|
|
|
|
def : Pat<(v8i32 (X86Movsldup VR256:$src)),
|
|
|
|
(VMOVSLDUPYrr VR256:$src)>;
|
|
|
|
def : Pat<(v8i32 (X86Movsldup (bc_v8i32 (memopv4i64 addr:$src)))),
|
|
|
|
(VMOVSLDUPYrm addr:$src)>;
|
2011-07-26 02:39:23 +00:00
|
|
|
}
|
|
|
|
|
2012-01-09 08:10:38 +00:00
|
|
|
let Predicates = [HasSSE3] in {
|
|
|
|
def : Pat<(v4i32 (X86Movshdup VR128:$src)),
|
|
|
|
(MOVSHDUPrr VR128:$src)>;
|
|
|
|
def : Pat<(v4i32 (X86Movshdup (bc_v4i32 (memopv2i64 addr:$src)))),
|
|
|
|
(MOVSHDUPrm addr:$src)>;
|
|
|
|
def : Pat<(v4i32 (X86Movsldup VR128:$src)),
|
|
|
|
(MOVSLDUPrr VR128:$src)>;
|
|
|
|
def : Pat<(v4i32 (X86Movsldup (bc_v4i32 (memopv2i64 addr:$src)))),
|
|
|
|
(MOVSLDUPrm addr:$src)>;
|
|
|
|
}
|
|
|
|
|
2011-07-26 02:39:13 +00:00
|
|
|
//===---------------------------------------------------------------------===//
|
2011-08-24 23:18:02 +00:00
|
|
|
// SSE3 - Replicate Double FP - MOVDDUP
|
|
|
|
//===---------------------------------------------------------------------===//
|
|
|
|
|
2010-07-01 02:33:39 +00:00
|
|
|
multiclass sse3_replicate_dfp<string OpcodeStr> {
|
|
|
|
def rr : S3DI<0x12, MRMSrcReg, (outs VR128:$dst), (ins VR128:$src),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src, $dst|$dst, $src}"),
|
|
|
|
[(set VR128:$dst,(v2f64 (movddup VR128:$src, (undef))))]>;
|
|
|
|
def rm : S3DI<0x12, MRMSrcMem, (outs VR128:$dst), (ins f64mem:$src),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src, $dst|$dst, $src}"),
|
2008-09-25 20:50:48 +00:00
|
|
|
[(set VR128:$dst,
|
2009-04-27 18:41:29 +00:00
|
|
|
(v2f64 (movddup (scalar_to_vector (loadf64 addr:$src)),
|
|
|
|
(undef))))]>;
|
2010-07-01 02:33:39 +00:00
|
|
|
}
|
|
|
|
|
2011-08-24 23:18:02 +00:00
|
|
|
// FIXME: Merge with above classe when there're patterns for the ymm version
|
2010-07-21 23:53:50 +00:00
|
|
|
multiclass sse3_replicate_dfp_y<string OpcodeStr> {
|
2011-04-29 05:40:18 +00:00
|
|
|
let Predicates = [HasAVX] in {
|
2011-08-24 23:18:02 +00:00
|
|
|
def rr : S3DI<0x12, MRMSrcReg, (outs VR256:$dst), (ins VR256:$src),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src, $dst|$dst, $src}"),
|
|
|
|
[]>;
|
|
|
|
def rm : S3DI<0x12, MRMSrcMem, (outs VR256:$dst), (ins f256mem:$src),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src, $dst|$dst, $src}"),
|
|
|
|
[]>;
|
|
|
|
}
|
2010-07-21 23:53:50 +00:00
|
|
|
}
|
2011-08-24 23:18:02 +00:00
|
|
|
|
2010-07-01 02:33:39 +00:00
|
|
|
defm MOVDDUP : sse3_replicate_dfp<"movddup">;
|
2011-08-24 23:18:02 +00:00
|
|
|
defm VMOVDDUP : sse3_replicate_dfp<"vmovddup">, VEX;
|
|
|
|
defm VMOVDDUPY : sse3_replicate_dfp_y<"vmovddup">, VEX;
|
|
|
|
|
2011-08-24 23:18:04 +00:00
|
|
|
let Predicates = [HasAVX] in {
|
|
|
|
def : Pat<(movddup (bc_v2f64 (v2i64 (scalar_to_vector (loadi64 addr:$src)))),
|
|
|
|
(undef)),
|
|
|
|
(VMOVDDUPrm addr:$src)>;
|
|
|
|
let AddedComplexity = 5 in {
|
|
|
|
def : Pat<(movddup (memopv2f64 addr:$src), (undef)), (VMOVDDUPrm addr:$src)>;
|
|
|
|
def : Pat<(movddup (bc_v4f32 (memopv2f64 addr:$src)), (undef)),
|
|
|
|
(VMOVDDUPrm addr:$src)>;
|
|
|
|
def : Pat<(movddup (memopv2i64 addr:$src), (undef)), (VMOVDDUPrm addr:$src)>;
|
|
|
|
def : Pat<(movddup (bc_v4i32 (memopv2i64 addr:$src)), (undef)),
|
|
|
|
(VMOVDDUPrm addr:$src)>;
|
|
|
|
}
|
|
|
|
def : Pat<(X86Movddup (memopv2f64 addr:$src)),
|
|
|
|
(VMOVDDUPrm addr:$src)>, Requires<[HasAVX]>;
|
|
|
|
def : Pat<(X86Movddup (bc_v2f64 (memopv4f32 addr:$src))),
|
|
|
|
(VMOVDDUPrm addr:$src)>, Requires<[HasAVX]>;
|
|
|
|
def : Pat<(X86Movddup (bc_v2f64 (memopv2i64 addr:$src))),
|
|
|
|
(VMOVDDUPrm addr:$src)>, Requires<[HasAVX]>;
|
|
|
|
def : Pat<(X86Movddup (v2f64 (scalar_to_vector (loadf64 addr:$src)))),
|
|
|
|
(VMOVDDUPrm addr:$src)>, Requires<[HasAVX]>;
|
|
|
|
def : Pat<(X86Movddup (bc_v2f64
|
|
|
|
(v2i64 (scalar_to_vector (loadi64 addr:$src))))),
|
|
|
|
(VMOVDDUPrm addr:$src)>, Requires<[HasAVX]>;
|
2011-08-25 21:40:37 +00:00
|
|
|
|
|
|
|
// 256-bit version
|
|
|
|
def : Pat<(X86Movddup (memopv4f64 addr:$src)),
|
|
|
|
(VMOVDDUPYrm addr:$src)>;
|
|
|
|
def : Pat<(X86Movddup (memopv4i64 addr:$src)),
|
|
|
|
(VMOVDDUPYrm addr:$src)>;
|
|
|
|
def : Pat<(X86Movddup (v4f64 (scalar_to_vector (loadf64 addr:$src)))),
|
|
|
|
(VMOVDDUPYrm addr:$src)>;
|
|
|
|
def : Pat<(X86Movddup (v4i64 (scalar_to_vector (loadi64 addr:$src)))),
|
|
|
|
(VMOVDDUPYrm addr:$src)>;
|
|
|
|
def : Pat<(X86Movddup (v4f64 VR256:$src)),
|
|
|
|
(VMOVDDUPYrr VR256:$src)>;
|
|
|
|
def : Pat<(X86Movddup (v4i64 VR256:$src)),
|
|
|
|
(VMOVDDUPYrr VR256:$src)>;
|
2011-08-24 23:18:02 +00:00
|
|
|
}
|
|
|
|
|
2012-01-09 08:10:38 +00:00
|
|
|
let Predicates = [HasSSE3] in {
|
|
|
|
def : Pat<(movddup (bc_v2f64 (v2i64 (scalar_to_vector (loadi64 addr:$src)))),
|
|
|
|
(undef)),
|
|
|
|
(MOVDDUPrm addr:$src)>;
|
|
|
|
let AddedComplexity = 5 in {
|
|
|
|
def : Pat<(movddup (memopv2f64 addr:$src), (undef)), (MOVDDUPrm addr:$src)>;
|
|
|
|
def : Pat<(movddup (bc_v4f32 (memopv2f64 addr:$src)), (undef)),
|
|
|
|
(MOVDDUPrm addr:$src)>;
|
|
|
|
def : Pat<(movddup (memopv2i64 addr:$src), (undef)), (MOVDDUPrm addr:$src)>;
|
|
|
|
def : Pat<(movddup (bc_v4i32 (memopv2i64 addr:$src)), (undef)),
|
|
|
|
(MOVDDUPrm addr:$src)>;
|
|
|
|
}
|
|
|
|
def : Pat<(X86Movddup (memopv2f64 addr:$src)),
|
|
|
|
(MOVDDUPrm addr:$src)>;
|
|
|
|
def : Pat<(X86Movddup (bc_v2f64 (memopv4f32 addr:$src))),
|
|
|
|
(MOVDDUPrm addr:$src)>;
|
|
|
|
def : Pat<(X86Movddup (bc_v2f64 (memopv2i64 addr:$src))),
|
|
|
|
(MOVDDUPrm addr:$src)>;
|
|
|
|
def : Pat<(X86Movddup (v2f64 (scalar_to_vector (loadf64 addr:$src)))),
|
|
|
|
(MOVDDUPrm addr:$src)>;
|
|
|
|
def : Pat<(X86Movddup (bc_v2f64
|
|
|
|
(v2i64 (scalar_to_vector (loadi64 addr:$src))))),
|
|
|
|
(MOVDDUPrm addr:$src)>;
|
|
|
|
}
|
|
|
|
|
2011-08-24 23:18:02 +00:00
|
|
|
//===---------------------------------------------------------------------===//
|
|
|
|
// SSE3 - Move Unaligned Integer
|
|
|
|
//===---------------------------------------------------------------------===//
|
2008-09-25 20:50:48 +00:00
|
|
|
|
2011-04-29 05:40:18 +00:00
|
|
|
let Predicates = [HasAVX] in {
|
2010-07-01 17:35:02 +00:00
|
|
|
def VLDDQUrm : S3DI<0xF0, MRMSrcMem, (outs VR128:$dst), (ins i128mem:$src),
|
2010-08-10 01:43:16 +00:00
|
|
|
"vlddqu\t{$src, $dst|$dst, $src}",
|
|
|
|
[(set VR128:$dst, (int_x86_sse3_ldu_dq addr:$src))]>, VEX;
|
2010-07-21 23:53:50 +00:00
|
|
|
def VLDDQUYrm : S3DI<0xF0, MRMSrcMem, (outs VR256:$dst), (ins i256mem:$src),
|
2010-08-10 01:43:16 +00:00
|
|
|
"vlddqu\t{$src, $dst|$dst, $src}",
|
|
|
|
[(set VR256:$dst, (int_x86_avx_ldu_dq_256 addr:$src))]>, VEX;
|
2010-07-21 23:53:50 +00:00
|
|
|
}
|
2010-07-01 17:35:02 +00:00
|
|
|
def LDDQUrm : S3DI<0xF0, MRMSrcMem, (outs VR128:$dst), (ins i128mem:$src),
|
|
|
|
"lddqu\t{$src, $dst|$dst, $src}",
|
|
|
|
[(set VR128:$dst, (int_x86_sse3_ldu_dq addr:$src))]>;
|
|
|
|
|
2010-07-01 02:33:39 +00:00
|
|
|
//===---------------------------------------------------------------------===//
|
2010-07-01 17:08:18 +00:00
|
|
|
// SSE3 - Arithmetic
|
2010-07-01 02:33:39 +00:00
|
|
|
//===---------------------------------------------------------------------===//
|
|
|
|
|
2010-07-19 23:32:44 +00:00
|
|
|
multiclass sse3_addsub<Intrinsic Int, string OpcodeStr, RegisterClass RC,
|
|
|
|
X86MemOperand x86memop, bit Is2Addr = 1> {
|
2010-07-01 17:08:18 +00:00
|
|
|
def rr : I<0xD0, MRMSrcReg,
|
2010-07-19 23:32:44 +00:00
|
|
|
(outs RC:$dst), (ins RC:$src1, RC:$src2),
|
2010-07-01 17:08:18 +00:00
|
|
|
!if(Is2Addr,
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $dst|$dst, $src2}"),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $src1, $dst|$dst, $src1, $src2}")),
|
2010-07-19 23:32:44 +00:00
|
|
|
[(set RC:$dst, (Int RC:$src1, RC:$src2))]>;
|
2010-07-01 17:08:18 +00:00
|
|
|
def rm : I<0xD0, MRMSrcMem,
|
2010-07-19 23:32:44 +00:00
|
|
|
(outs RC:$dst), (ins RC:$src1, x86memop:$src2),
|
2010-07-01 17:08:18 +00:00
|
|
|
!if(Is2Addr,
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $dst|$dst, $src2}"),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $src1, $dst|$dst, $src1, $src2}")),
|
2010-07-19 23:32:44 +00:00
|
|
|
[(set RC:$dst, (Int RC:$src1, (memop addr:$src2)))]>;
|
2010-07-01 17:08:18 +00:00
|
|
|
}
|
|
|
|
|
2011-11-16 07:30:46 +00:00
|
|
|
let Predicates = [HasAVX] in {
|
|
|
|
let ExeDomain = SSEPackedSingle in {
|
|
|
|
defm VADDSUBPS : sse3_addsub<int_x86_sse3_addsub_ps, "vaddsubps", VR128,
|
|
|
|
f128mem, 0>, TB, XD, VEX_4V;
|
|
|
|
defm VADDSUBPSY : sse3_addsub<int_x86_avx_addsub_ps_256, "vaddsubps", VR256,
|
|
|
|
f256mem, 0>, TB, XD, VEX_4V;
|
|
|
|
}
|
|
|
|
let ExeDomain = SSEPackedDouble in {
|
|
|
|
defm VADDSUBPD : sse3_addsub<int_x86_sse3_addsub_pd, "vaddsubpd", VR128,
|
|
|
|
f128mem, 0>, TB, OpSize, VEX_4V;
|
|
|
|
defm VADDSUBPDY : sse3_addsub<int_x86_avx_addsub_pd_256, "vaddsubpd", VR256,
|
|
|
|
f256mem, 0>, TB, OpSize, VEX_4V;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
let Constraints = "$src1 = $dst", Predicates = [HasSSE3] in {
|
|
|
|
let ExeDomain = SSEPackedSingle in
|
2010-07-19 23:32:44 +00:00
|
|
|
defm ADDSUBPS : sse3_addsub<int_x86_sse3_addsub_ps, "addsubps", VR128,
|
2011-03-15 01:28:15 +00:00
|
|
|
f128mem>, TB, XD;
|
2011-11-16 07:30:46 +00:00
|
|
|
let ExeDomain = SSEPackedDouble in
|
2010-07-19 23:32:44 +00:00
|
|
|
defm ADDSUBPD : sse3_addsub<int_x86_sse3_addsub_pd, "addsubpd", VR128,
|
|
|
|
f128mem>, TB, OpSize;
|
2007-05-02 23:11:52 +00:00
|
|
|
}
|
|
|
|
|
2010-07-01 17:08:18 +00:00
|
|
|
//===---------------------------------------------------------------------===//
|
|
|
|
// SSE3 Instructions
|
|
|
|
//===---------------------------------------------------------------------===//
|
|
|
|
|
2007-05-02 23:11:52 +00:00
|
|
|
// Horizontal ops
|
2010-07-19 23:32:44 +00:00
|
|
|
multiclass S3D_Int<bits<8> o, string OpcodeStr, ValueType vt, RegisterClass RC,
|
2011-09-22 20:15:48 +00:00
|
|
|
X86MemOperand x86memop, SDNode OpNode, bit Is2Addr = 1> {
|
2010-07-19 23:32:44 +00:00
|
|
|
def rr : S3DI<o, MRMSrcReg, (outs RC:$dst), (ins RC:$src1, RC:$src2),
|
2010-07-01 17:35:02 +00:00
|
|
|
!if(Is2Addr,
|
2007-07-31 20:11:57 +00:00
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $dst|$dst, $src2}"),
|
2010-07-01 17:35:02 +00:00
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $src1, $dst|$dst, $src1, $src2}")),
|
2011-09-22 20:15:48 +00:00
|
|
|
[(set RC:$dst, (vt (OpNode RC:$src1, RC:$src2)))]>;
|
2010-07-19 23:32:44 +00:00
|
|
|
|
|
|
|
def rm : S3DI<o, MRMSrcMem, (outs RC:$dst), (ins RC:$src1, x86memop:$src2),
|
2010-07-01 17:35:02 +00:00
|
|
|
!if(Is2Addr,
|
2007-07-31 20:11:57 +00:00
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $dst|$dst, $src2}"),
|
2010-07-01 17:35:02 +00:00
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $src1, $dst|$dst, $src1, $src2}")),
|
2011-09-22 20:15:48 +00:00
|
|
|
[(set RC:$dst, (vt (OpNode RC:$src1, (memop addr:$src2))))]>;
|
2010-07-19 23:32:44 +00:00
|
|
|
}
|
|
|
|
multiclass S3_Int<bits<8> o, string OpcodeStr, ValueType vt, RegisterClass RC,
|
2011-09-22 20:15:48 +00:00
|
|
|
X86MemOperand x86memop, SDNode OpNode, bit Is2Addr = 1> {
|
2010-07-19 23:32:44 +00:00
|
|
|
def rr : S3I<o, MRMSrcReg, (outs RC:$dst), (ins RC:$src1, RC:$src2),
|
2010-07-01 17:35:02 +00:00
|
|
|
!if(Is2Addr,
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $dst|$dst, $src2}"),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $src1, $dst|$dst, $src1, $src2}")),
|
2011-09-22 20:15:48 +00:00
|
|
|
[(set RC:$dst, (vt (OpNode RC:$src1, RC:$src2)))]>;
|
2010-07-19 23:32:44 +00:00
|
|
|
|
|
|
|
def rm : S3I<o, MRMSrcMem, (outs RC:$dst), (ins RC:$src1, x86memop:$src2),
|
2010-07-01 17:35:02 +00:00
|
|
|
!if(Is2Addr,
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $dst|$dst, $src2}"),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $src1, $dst|$dst, $src1, $src2}")),
|
2011-09-22 20:15:48 +00:00
|
|
|
[(set RC:$dst, (vt (OpNode RC:$src1, (memop addr:$src2))))]>;
|
2010-07-19 23:32:44 +00:00
|
|
|
}
|
2007-05-02 23:11:52 +00:00
|
|
|
|
2011-04-29 05:40:18 +00:00
|
|
|
let Predicates = [HasAVX] in {
|
2011-11-16 07:30:46 +00:00
|
|
|
let ExeDomain = SSEPackedSingle in {
|
|
|
|
defm VHADDPS : S3D_Int<0x7C, "vhaddps", v4f32, VR128, f128mem,
|
|
|
|
X86fhadd, 0>, VEX_4V;
|
|
|
|
defm VHSUBPS : S3D_Int<0x7D, "vhsubps", v4f32, VR128, f128mem,
|
|
|
|
X86fhsub, 0>, VEX_4V;
|
|
|
|
defm VHADDPSY : S3D_Int<0x7C, "vhaddps", v8f32, VR256, f256mem,
|
|
|
|
X86fhadd, 0>, VEX_4V;
|
|
|
|
defm VHSUBPSY : S3D_Int<0x7D, "vhsubps", v8f32, VR256, f256mem,
|
|
|
|
X86fhsub, 0>, VEX_4V;
|
|
|
|
}
|
|
|
|
let ExeDomain = SSEPackedDouble in {
|
|
|
|
defm VHADDPD : S3_Int <0x7C, "vhaddpd", v2f64, VR128, f128mem,
|
|
|
|
X86fhadd, 0>, VEX_4V;
|
|
|
|
defm VHSUBPD : S3_Int <0x7D, "vhsubpd", v2f64, VR128, f128mem,
|
|
|
|
X86fhsub, 0>, VEX_4V;
|
|
|
|
defm VHADDPDY : S3_Int <0x7C, "vhaddpd", v4f64, VR256, f256mem,
|
|
|
|
X86fhadd, 0>, VEX_4V;
|
|
|
|
defm VHSUBPDY : S3_Int <0x7D, "vhsubpd", v4f64, VR256, f256mem,
|
|
|
|
X86fhsub, 0>, VEX_4V;
|
|
|
|
}
|
2011-09-22 20:15:48 +00:00
|
|
|
}
|
|
|
|
|
2008-03-05 08:19:16 +00:00
|
|
|
let Constraints = "$src1 = $dst" in {
|
2011-11-16 07:30:46 +00:00
|
|
|
let ExeDomain = SSEPackedSingle in {
|
|
|
|
defm HADDPS : S3D_Int<0x7C, "haddps", v4f32, VR128, f128mem, X86fhadd>;
|
|
|
|
defm HSUBPS : S3D_Int<0x7D, "hsubps", v4f32, VR128, f128mem, X86fhsub>;
|
|
|
|
}
|
|
|
|
let ExeDomain = SSEPackedDouble in {
|
|
|
|
defm HADDPD : S3_Int<0x7C, "haddpd", v2f64, VR128, f128mem, X86fhadd>;
|
|
|
|
defm HSUBPD : S3_Int<0x7D, "hsubpd", v2f64, VR128, f128mem, X86fhsub>;
|
|
|
|
}
|
2011-09-22 20:15:48 +00:00
|
|
|
}
|
|
|
|
|
2010-07-01 17:35:02 +00:00
|
|
|
//===---------------------------------------------------------------------===//
|
2010-07-01 23:10:49 +00:00
|
|
|
// SSSE3 - Packed Absolute Instructions
|
2010-07-01 17:35:02 +00:00
|
|
|
//===---------------------------------------------------------------------===//
|
|
|
|
|
2008-02-09 23:46:37 +00:00
|
|
|
|
2010-09-03 02:08:45 +00:00
|
|
|
/// SS3I_unop_rm_int - Simple SSSE3 unary op whose type can be v*{i8,i16,i32}.
|
|
|
|
multiclass SS3I_unop_rm_int<bits<8> opc, string OpcodeStr,
|
2011-12-06 09:04:59 +00:00
|
|
|
Intrinsic IntId128> {
|
2008-02-09 23:46:37 +00:00
|
|
|
def rr128 : SS38I<opc, MRMSrcReg, (outs VR128:$dst),
|
|
|
|
(ins VR128:$src),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src, $dst|$dst, $src}"),
|
|
|
|
[(set VR128:$dst, (IntId128 VR128:$src))]>,
|
|
|
|
OpSize;
|
2007-08-10 06:22:27 +00:00
|
|
|
|
2008-02-09 23:46:37 +00:00
|
|
|
def rm128 : SS38I<opc, MRMSrcMem, (outs VR128:$dst),
|
|
|
|
(ins i128mem:$src),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src, $dst|$dst, $src}"),
|
|
|
|
[(set VR128:$dst,
|
|
|
|
(IntId128
|
2011-12-06 09:04:59 +00:00
|
|
|
(bitconvert (memopv2i64 addr:$src))))]>, OpSize;
|
2010-07-01 22:33:18 +00:00
|
|
|
}
|
|
|
|
|
2011-11-02 04:42:13 +00:00
|
|
|
/// SS3I_unop_rm_int_y - Simple SSSE3 unary op whose type can be v*{i8,i16,i32}.
|
|
|
|
multiclass SS3I_unop_rm_int_y<bits<8> opc, string OpcodeStr,
|
2011-12-06 09:04:59 +00:00
|
|
|
Intrinsic IntId256> {
|
2011-11-02 04:42:13 +00:00
|
|
|
def rr256 : SS38I<opc, MRMSrcReg, (outs VR256:$dst),
|
|
|
|
(ins VR256:$src),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src, $dst|$dst, $src}"),
|
|
|
|
[(set VR256:$dst, (IntId256 VR256:$src))]>,
|
|
|
|
OpSize;
|
|
|
|
|
|
|
|
def rm256 : SS38I<opc, MRMSrcMem, (outs VR256:$dst),
|
|
|
|
(ins i256mem:$src),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src, $dst|$dst, $src}"),
|
|
|
|
[(set VR256:$dst,
|
|
|
|
(IntId256
|
2011-12-06 09:04:59 +00:00
|
|
|
(bitconvert (memopv4i64 addr:$src))))]>, OpSize;
|
2011-11-02 04:42:13 +00:00
|
|
|
}
|
|
|
|
|
2011-04-29 05:40:18 +00:00
|
|
|
let Predicates = [HasAVX] in {
|
2011-12-06 09:04:59 +00:00
|
|
|
defm VPABSB : SS3I_unop_rm_int<0x1C, "vpabsb",
|
2010-07-02 22:06:54 +00:00
|
|
|
int_x86_ssse3_pabs_b_128>, VEX;
|
2011-12-06 09:04:59 +00:00
|
|
|
defm VPABSW : SS3I_unop_rm_int<0x1D, "vpabsw",
|
2010-07-02 22:06:54 +00:00
|
|
|
int_x86_ssse3_pabs_w_128>, VEX;
|
2011-12-06 09:04:59 +00:00
|
|
|
defm VPABSD : SS3I_unop_rm_int<0x1E, "vpabsd",
|
2010-07-02 22:06:54 +00:00
|
|
|
int_x86_ssse3_pabs_d_128>, VEX;
|
|
|
|
}
|
|
|
|
|
2011-11-02 04:42:13 +00:00
|
|
|
let Predicates = [HasAVX2] in {
|
2011-12-06 09:04:59 +00:00
|
|
|
defm VPABSB : SS3I_unop_rm_int_y<0x1C, "vpabsb",
|
2011-11-02 04:42:13 +00:00
|
|
|
int_x86_avx2_pabs_b>, VEX;
|
2011-12-06 09:04:59 +00:00
|
|
|
defm VPABSW : SS3I_unop_rm_int_y<0x1D, "vpabsw",
|
2011-11-02 04:42:13 +00:00
|
|
|
int_x86_avx2_pabs_w>, VEX;
|
2011-12-06 09:04:59 +00:00
|
|
|
defm VPABSD : SS3I_unop_rm_int_y<0x1E, "vpabsd",
|
2011-11-02 04:42:13 +00:00
|
|
|
int_x86_avx2_pabs_d>, VEX;
|
|
|
|
}
|
|
|
|
|
2011-12-06 09:04:59 +00:00
|
|
|
defm PABSB : SS3I_unop_rm_int<0x1C, "pabsb",
|
2010-09-09 01:02:39 +00:00
|
|
|
int_x86_ssse3_pabs_b_128>;
|
2011-12-06 09:04:59 +00:00
|
|
|
defm PABSW : SS3I_unop_rm_int<0x1D, "pabsw",
|
2010-09-09 01:02:39 +00:00
|
|
|
int_x86_ssse3_pabs_w_128>;
|
2011-12-06 09:04:59 +00:00
|
|
|
defm PABSD : SS3I_unop_rm_int<0x1E, "pabsd",
|
2010-09-09 01:02:39 +00:00
|
|
|
int_x86_ssse3_pabs_d_128>;
|
2007-08-10 06:22:27 +00:00
|
|
|
|
2010-07-01 23:10:49 +00:00
|
|
|
//===---------------------------------------------------------------------===//
|
|
|
|
// SSSE3 - Packed Binary Operator Instructions
|
|
|
|
//===---------------------------------------------------------------------===//
|
2007-08-10 06:22:27 +00:00
|
|
|
|
2010-07-01 23:10:49 +00:00
|
|
|
/// SS3I_binop_rm_int - Simple SSSE3 bin op whose type can be v*{i8,i16,i32}.
|
|
|
|
multiclass SS3I_binop_rm_int<bits<8> opc, string OpcodeStr,
|
2011-12-06 09:04:59 +00:00
|
|
|
Intrinsic IntId128, bit Is2Addr = 1> {
|
2010-07-01 23:10:49 +00:00
|
|
|
let isCommutable = 1 in
|
|
|
|
def rr128 : SS38I<opc, MRMSrcReg, (outs VR128:$dst),
|
|
|
|
(ins VR128:$src1, VR128:$src2),
|
|
|
|
!if(Is2Addr,
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $dst|$dst, $src2}"),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $src1, $dst|$dst, $src1, $src2}")),
|
|
|
|
[(set VR128:$dst, (IntId128 VR128:$src1, VR128:$src2))]>,
|
|
|
|
OpSize;
|
|
|
|
def rm128 : SS38I<opc, MRMSrcMem, (outs VR128:$dst),
|
|
|
|
(ins VR128:$src1, i128mem:$src2),
|
|
|
|
!if(Is2Addr,
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $dst|$dst, $src2}"),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $src1, $dst|$dst, $src1, $src2}")),
|
|
|
|
[(set VR128:$dst,
|
|
|
|
(IntId128 VR128:$src1,
|
2011-12-06 09:04:59 +00:00
|
|
|
(bitconvert (memopv2i64 addr:$src2))))]>, OpSize;
|
2011-11-02 04:42:13 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
multiclass SS3I_binop_rm_int_y<bits<8> opc, string OpcodeStr,
|
2011-12-06 09:04:59 +00:00
|
|
|
Intrinsic IntId256> {
|
2011-11-02 04:42:13 +00:00
|
|
|
let isCommutable = 1 in
|
|
|
|
def rr256 : SS38I<opc, MRMSrcReg, (outs VR256:$dst),
|
|
|
|
(ins VR256:$src1, VR256:$src2),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
|
|
|
|
[(set VR256:$dst, (IntId256 VR256:$src1, VR256:$src2))]>,
|
|
|
|
OpSize;
|
|
|
|
def rm256 : SS38I<opc, MRMSrcMem, (outs VR256:$dst),
|
|
|
|
(ins VR256:$src1, i256mem:$src2),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
|
|
|
|
[(set VR256:$dst,
|
|
|
|
(IntId256 VR256:$src1,
|
2011-12-06 09:04:59 +00:00
|
|
|
(bitconvert (memopv4i64 addr:$src2))))]>, OpSize;
|
2007-08-10 06:22:27 +00:00
|
|
|
}
|
|
|
|
|
2011-09-20 21:39:21 +00:00
|
|
|
let ImmT = NoImm, Predicates = [HasAVX] in {
|
2010-07-02 22:06:54 +00:00
|
|
|
let isCommutable = 0 in {
|
2011-12-06 09:04:59 +00:00
|
|
|
defm VPHADDW : SS3I_binop_rm_int<0x01, "vphaddw",
|
2010-07-02 22:06:54 +00:00
|
|
|
int_x86_ssse3_phadd_w_128, 0>, VEX_4V;
|
2011-12-06 09:04:59 +00:00
|
|
|
defm VPHADDD : SS3I_binop_rm_int<0x02, "vphaddd",
|
2010-07-02 22:06:54 +00:00
|
|
|
int_x86_ssse3_phadd_d_128, 0>, VEX_4V;
|
2011-12-06 09:04:59 +00:00
|
|
|
defm VPHADDSW : SS3I_binop_rm_int<0x03, "vphaddsw",
|
2010-07-02 22:06:54 +00:00
|
|
|
int_x86_ssse3_phadd_sw_128, 0>, VEX_4V;
|
2011-12-06 09:04:59 +00:00
|
|
|
defm VPHSUBW : SS3I_binop_rm_int<0x05, "vphsubw",
|
2010-07-02 22:06:54 +00:00
|
|
|
int_x86_ssse3_phsub_w_128, 0>, VEX_4V;
|
2011-12-06 09:04:59 +00:00
|
|
|
defm VPHSUBD : SS3I_binop_rm_int<0x06, "vphsubd",
|
2010-07-02 22:06:54 +00:00
|
|
|
int_x86_ssse3_phsub_d_128, 0>, VEX_4V;
|
2011-12-06 09:04:59 +00:00
|
|
|
defm VPHSUBSW : SS3I_binop_rm_int<0x07, "vphsubsw",
|
2010-07-02 22:06:54 +00:00
|
|
|
int_x86_ssse3_phsub_sw_128, 0>, VEX_4V;
|
2011-12-06 09:04:59 +00:00
|
|
|
defm VPMADDUBSW : SS3I_binop_rm_int<0x04, "vpmaddubsw",
|
2010-07-02 22:06:54 +00:00
|
|
|
int_x86_ssse3_pmadd_ub_sw_128, 0>, VEX_4V;
|
2011-12-06 09:04:59 +00:00
|
|
|
defm VPSHUFB : SS3I_binop_rm_int<0x00, "vpshufb",
|
2010-07-02 22:06:54 +00:00
|
|
|
int_x86_ssse3_pshuf_b_128, 0>, VEX_4V;
|
2011-12-06 09:04:59 +00:00
|
|
|
defm VPSIGNB : SS3I_binop_rm_int<0x08, "vpsignb",
|
2010-07-02 22:06:54 +00:00
|
|
|
int_x86_ssse3_psign_b_128, 0>, VEX_4V;
|
2011-12-06 09:04:59 +00:00
|
|
|
defm VPSIGNW : SS3I_binop_rm_int<0x09, "vpsignw",
|
2010-07-02 22:06:54 +00:00
|
|
|
int_x86_ssse3_psign_w_128, 0>, VEX_4V;
|
2011-12-06 09:04:59 +00:00
|
|
|
defm VPSIGND : SS3I_binop_rm_int<0x0A, "vpsignd",
|
2010-07-02 22:06:54 +00:00
|
|
|
int_x86_ssse3_psign_d_128, 0>, VEX_4V;
|
|
|
|
}
|
2011-12-06 09:04:59 +00:00
|
|
|
defm VPMULHRSW : SS3I_binop_rm_int<0x0B, "vpmulhrsw",
|
2010-07-02 22:06:54 +00:00
|
|
|
int_x86_ssse3_pmul_hr_sw_128, 0>, VEX_4V;
|
|
|
|
}
|
|
|
|
|
2011-11-02 04:42:13 +00:00
|
|
|
let ImmT = NoImm, Predicates = [HasAVX2] in {
|
|
|
|
let isCommutable = 0 in {
|
2011-12-06 09:04:59 +00:00
|
|
|
defm VPHADDW : SS3I_binop_rm_int_y<0x01, "vphaddw",
|
2011-11-02 04:42:13 +00:00
|
|
|
int_x86_avx2_phadd_w>, VEX_4V;
|
2011-12-06 09:04:59 +00:00
|
|
|
defm VPHADDD : SS3I_binop_rm_int_y<0x02, "vphaddd",
|
2011-11-02 04:42:13 +00:00
|
|
|
int_x86_avx2_phadd_d>, VEX_4V;
|
2011-12-06 09:04:59 +00:00
|
|
|
defm VPHADDSW : SS3I_binop_rm_int_y<0x03, "vphaddsw",
|
2011-11-02 04:42:13 +00:00
|
|
|
int_x86_avx2_phadd_sw>, VEX_4V;
|
2011-12-06 09:04:59 +00:00
|
|
|
defm VPHSUBW : SS3I_binop_rm_int_y<0x05, "vphsubw",
|
2011-11-02 04:42:13 +00:00
|
|
|
int_x86_avx2_phsub_w>, VEX_4V;
|
2011-12-06 09:04:59 +00:00
|
|
|
defm VPHSUBD : SS3I_binop_rm_int_y<0x06, "vphsubd",
|
2011-11-02 04:42:13 +00:00
|
|
|
int_x86_avx2_phsub_d>, VEX_4V;
|
2011-12-06 09:04:59 +00:00
|
|
|
defm VPHSUBSW : SS3I_binop_rm_int_y<0x07, "vphsubsw",
|
2011-11-02 04:42:13 +00:00
|
|
|
int_x86_avx2_phsub_sw>, VEX_4V;
|
2011-12-06 09:04:59 +00:00
|
|
|
defm VPMADDUBSW : SS3I_binop_rm_int_y<0x04, "vpmaddubsw",
|
2011-11-02 04:42:13 +00:00
|
|
|
int_x86_avx2_pmadd_ub_sw>, VEX_4V;
|
2011-12-06 09:04:59 +00:00
|
|
|
defm VPSHUFB : SS3I_binop_rm_int_y<0x00, "vpshufb",
|
2011-11-02 04:42:13 +00:00
|
|
|
int_x86_avx2_pshuf_b>, VEX_4V;
|
2011-12-06 09:04:59 +00:00
|
|
|
defm VPSIGNB : SS3I_binop_rm_int_y<0x08, "vpsignb",
|
2011-11-02 04:42:13 +00:00
|
|
|
int_x86_avx2_psign_b>, VEX_4V;
|
2011-12-06 09:04:59 +00:00
|
|
|
defm VPSIGNW : SS3I_binop_rm_int_y<0x09, "vpsignw",
|
2011-11-02 04:42:13 +00:00
|
|
|
int_x86_avx2_psign_w>, VEX_4V;
|
2011-12-06 09:04:59 +00:00
|
|
|
defm VPSIGND : SS3I_binop_rm_int_y<0x0A, "vpsignd",
|
2011-11-02 04:42:13 +00:00
|
|
|
int_x86_avx2_psign_d>, VEX_4V;
|
|
|
|
}
|
2011-12-06 09:04:59 +00:00
|
|
|
defm VPMULHRSW : SS3I_binop_rm_int_y<0x0B, "vpmulhrsw",
|
2011-11-02 04:42:13 +00:00
|
|
|
int_x86_avx2_pmul_hr_sw>, VEX_4V;
|
|
|
|
}
|
|
|
|
|
2010-07-01 23:10:49 +00:00
|
|
|
// None of these have i8 immediate fields.
|
|
|
|
let ImmT = NoImm, Constraints = "$src1 = $dst" in {
|
|
|
|
let isCommutable = 0 in {
|
2011-12-06 09:04:59 +00:00
|
|
|
defm PHADDW : SS3I_binop_rm_int<0x01, "phaddw",
|
2010-09-09 01:02:39 +00:00
|
|
|
int_x86_ssse3_phadd_w_128>;
|
2011-12-06 09:04:59 +00:00
|
|
|
defm PHADDD : SS3I_binop_rm_int<0x02, "phaddd",
|
2010-09-09 01:02:39 +00:00
|
|
|
int_x86_ssse3_phadd_d_128>;
|
2011-12-06 09:04:59 +00:00
|
|
|
defm PHADDSW : SS3I_binop_rm_int<0x03, "phaddsw",
|
2010-09-09 01:02:39 +00:00
|
|
|
int_x86_ssse3_phadd_sw_128>;
|
2011-12-06 09:04:59 +00:00
|
|
|
defm PHSUBW : SS3I_binop_rm_int<0x05, "phsubw",
|
2010-09-09 01:02:39 +00:00
|
|
|
int_x86_ssse3_phsub_w_128>;
|
2011-12-06 09:04:59 +00:00
|
|
|
defm PHSUBD : SS3I_binop_rm_int<0x06, "phsubd",
|
2010-09-09 01:02:39 +00:00
|
|
|
int_x86_ssse3_phsub_d_128>;
|
2011-12-06 09:04:59 +00:00
|
|
|
defm PHSUBSW : SS3I_binop_rm_int<0x07, "phsubsw",
|
2010-09-09 01:02:39 +00:00
|
|
|
int_x86_ssse3_phsub_sw_128>;
|
2011-12-06 09:04:59 +00:00
|
|
|
defm PMADDUBSW : SS3I_binop_rm_int<0x04, "pmaddubsw",
|
2010-09-09 01:02:39 +00:00
|
|
|
int_x86_ssse3_pmadd_ub_sw_128>;
|
2011-12-06 09:04:59 +00:00
|
|
|
defm PSHUFB : SS3I_binop_rm_int<0x00, "pshufb",
|
2010-09-09 01:02:39 +00:00
|
|
|
int_x86_ssse3_pshuf_b_128>;
|
2011-12-06 09:04:59 +00:00
|
|
|
defm PSIGNB : SS3I_binop_rm_int<0x08, "psignb",
|
2010-09-09 01:02:39 +00:00
|
|
|
int_x86_ssse3_psign_b_128>;
|
2011-12-06 09:04:59 +00:00
|
|
|
defm PSIGNW : SS3I_binop_rm_int<0x09, "psignw",
|
2010-09-09 01:02:39 +00:00
|
|
|
int_x86_ssse3_psign_w_128>;
|
2011-12-06 09:04:59 +00:00
|
|
|
defm PSIGND : SS3I_binop_rm_int<0x0A, "psignd",
|
2010-09-09 01:02:39 +00:00
|
|
|
int_x86_ssse3_psign_d_128>;
|
2010-09-03 21:23:00 +00:00
|
|
|
}
|
2011-12-06 09:04:59 +00:00
|
|
|
defm PMULHRSW : SS3I_binop_rm_int<0x0B, "pmulhrsw",
|
2010-09-09 01:02:39 +00:00
|
|
|
int_x86_ssse3_pmul_hr_sw_128>;
|
2007-08-10 06:22:27 +00:00
|
|
|
}
|
|
|
|
|
2011-09-03 00:46:54 +00:00
|
|
|
let Predicates = [HasAVX] in {
|
|
|
|
def : Pat<(X86pshufb VR128:$src, VR128:$mask),
|
|
|
|
(VPSHUFBrr128 VR128:$src, VR128:$mask)>;
|
|
|
|
def : Pat<(X86pshufb VR128:$src, (bc_v16i8 (memopv2i64 addr:$mask))),
|
|
|
|
(VPSHUFBrm128 VR128:$src, addr:$mask)>;
|
|
|
|
|
2011-11-19 07:33:10 +00:00
|
|
|
def : Pat<(v16i8 (X86psign VR128:$src1, VR128:$src2)),
|
2011-09-03 00:46:54 +00:00
|
|
|
(VPSIGNBrr128 VR128:$src1, VR128:$src2)>;
|
2011-11-19 07:33:10 +00:00
|
|
|
def : Pat<(v8i16 (X86psign VR128:$src1, VR128:$src2)),
|
2011-09-03 00:46:54 +00:00
|
|
|
(VPSIGNWrr128 VR128:$src1, VR128:$src2)>;
|
2011-11-19 07:33:10 +00:00
|
|
|
def : Pat<(v4i32 (X86psign VR128:$src1, VR128:$src2)),
|
2011-09-03 00:46:54 +00:00
|
|
|
(VPSIGNDrr128 VR128:$src1, VR128:$src2)>;
|
2011-11-19 09:02:40 +00:00
|
|
|
|
|
|
|
def : Pat<(v8i16 (X86hadd VR128:$src1, VR128:$src2)),
|
|
|
|
(VPHADDWrr128 VR128:$src1, VR128:$src2)>;
|
|
|
|
def : Pat<(v4i32 (X86hadd VR128:$src1, VR128:$src2)),
|
|
|
|
(VPHADDDrr128 VR128:$src1, VR128:$src2)>;
|
|
|
|
def : Pat<(v8i16 (X86hsub VR128:$src1, VR128:$src2)),
|
|
|
|
(VPHSUBWrr128 VR128:$src1, VR128:$src2)>;
|
|
|
|
def : Pat<(v4i32 (X86hsub VR128:$src1, VR128:$src2)),
|
|
|
|
(VPHSUBDrr128 VR128:$src1, VR128:$src2)>;
|
2011-09-03 00:46:54 +00:00
|
|
|
}
|
2010-12-17 22:55:37 +00:00
|
|
|
|
2011-11-19 07:07:26 +00:00
|
|
|
let Predicates = [HasAVX2] in {
|
2011-11-19 07:33:10 +00:00
|
|
|
def : Pat<(v32i8 (X86psign VR256:$src1, VR256:$src2)),
|
2011-11-19 07:07:26 +00:00
|
|
|
(VPSIGNBrr256 VR256:$src1, VR256:$src2)>;
|
2011-11-19 07:33:10 +00:00
|
|
|
def : Pat<(v16i16 (X86psign VR256:$src1, VR256:$src2)),
|
2011-11-19 07:07:26 +00:00
|
|
|
(VPSIGNWrr256 VR256:$src1, VR256:$src2)>;
|
2011-11-19 07:33:10 +00:00
|
|
|
def : Pat<(v8i32 (X86psign VR256:$src1, VR256:$src2)),
|
2011-11-19 07:07:26 +00:00
|
|
|
(VPSIGNDrr256 VR256:$src1, VR256:$src2)>;
|
2011-11-19 09:02:40 +00:00
|
|
|
|
|
|
|
def : Pat<(v16i16 (X86hadd VR256:$src1, VR256:$src2)),
|
|
|
|
(VPHADDWrr256 VR256:$src1, VR256:$src2)>;
|
|
|
|
def : Pat<(v8i32 (X86hadd VR256:$src1, VR256:$src2)),
|
|
|
|
(VPHADDDrr256 VR256:$src1, VR256:$src2)>;
|
|
|
|
def : Pat<(v16i16 (X86hsub VR256:$src1, VR256:$src2)),
|
|
|
|
(VPHSUBWrr256 VR256:$src1, VR256:$src2)>;
|
|
|
|
def : Pat<(v8i32 (X86hsub VR256:$src1, VR256:$src2)),
|
|
|
|
(VPHSUBDrr256 VR256:$src1, VR256:$src2)>;
|
2011-11-19 07:07:26 +00:00
|
|
|
}
|
|
|
|
|
2012-01-09 08:10:38 +00:00
|
|
|
let Predicates = [HasSSSE3] in {
|
|
|
|
def : Pat<(X86pshufb VR128:$src, VR128:$mask),
|
|
|
|
(PSHUFBrr128 VR128:$src, VR128:$mask)>;
|
|
|
|
def : Pat<(X86pshufb VR128:$src, (bc_v16i8 (memopv2i64 addr:$mask))),
|
|
|
|
(PSHUFBrm128 VR128:$src, addr:$mask)>;
|
|
|
|
|
|
|
|
def : Pat<(v16i8 (X86psign VR128:$src1, VR128:$src2)),
|
|
|
|
(PSIGNBrr128 VR128:$src1, VR128:$src2)>;
|
|
|
|
def : Pat<(v8i16 (X86psign VR128:$src1, VR128:$src2)),
|
|
|
|
(PSIGNWrr128 VR128:$src1, VR128:$src2)>;
|
|
|
|
def : Pat<(v4i32 (X86psign VR128:$src1, VR128:$src2)),
|
|
|
|
(PSIGNDrr128 VR128:$src1, VR128:$src2)>;
|
|
|
|
|
|
|
|
def : Pat<(v8i16 (X86hadd VR128:$src1, VR128:$src2)),
|
|
|
|
(PHADDWrr128 VR128:$src1, VR128:$src2)>;
|
|
|
|
def : Pat<(v4i32 (X86hadd VR128:$src1, VR128:$src2)),
|
|
|
|
(PHADDDrr128 VR128:$src1, VR128:$src2)>;
|
|
|
|
def : Pat<(v8i16 (X86hsub VR128:$src1, VR128:$src2)),
|
|
|
|
(PHSUBWrr128 VR128:$src1, VR128:$src2)>;
|
|
|
|
def : Pat<(v4i32 (X86hsub VR128:$src1, VR128:$src2)),
|
|
|
|
(PHSUBDrr128 VR128:$src1, VR128:$src2)>;
|
|
|
|
}
|
|
|
|
|
2010-07-01 23:10:49 +00:00
|
|
|
//===---------------------------------------------------------------------===//
|
|
|
|
// SSSE3 - Packed Align Instruction Patterns
|
|
|
|
//===---------------------------------------------------------------------===//
|
|
|
|
|
2010-09-03 02:08:45 +00:00
|
|
|
multiclass ssse3_palign<string asm, bit Is2Addr = 1> {
|
2011-11-14 06:46:21 +00:00
|
|
|
let neverHasSideEffects = 1 in {
|
2010-07-02 22:06:54 +00:00
|
|
|
def R128rr : SS3AI<0x0F, MRMSrcReg, (outs VR128:$dst),
|
|
|
|
(ins VR128:$src1, VR128:$src2, i8imm:$src3),
|
|
|
|
!if(Is2Addr,
|
|
|
|
!strconcat(asm, "\t{$src3, $src2, $dst|$dst, $src2, $src3}"),
|
|
|
|
!strconcat(asm,
|
|
|
|
"\t{$src3, $src2, $src1, $dst|$dst, $src1, $src2, $src3}")),
|
|
|
|
[]>, OpSize;
|
2011-11-14 06:46:21 +00:00
|
|
|
let mayLoad = 1 in
|
2010-07-02 22:06:54 +00:00
|
|
|
def R128rm : SS3AI<0x0F, MRMSrcMem, (outs VR128:$dst),
|
|
|
|
(ins VR128:$src1, i128mem:$src2, i8imm:$src3),
|
|
|
|
!if(Is2Addr,
|
|
|
|
!strconcat(asm, "\t{$src3, $src2, $dst|$dst, $src2, $src3}"),
|
|
|
|
!strconcat(asm,
|
|
|
|
"\t{$src3, $src2, $src1, $dst|$dst, $src1, $src2, $src3}")),
|
|
|
|
[]>, OpSize;
|
2011-11-14 06:46:21 +00:00
|
|
|
}
|
2007-08-10 06:22:27 +00:00
|
|
|
}
|
2007-05-02 23:11:52 +00:00
|
|
|
|
2011-11-02 04:42:13 +00:00
|
|
|
multiclass ssse3_palign_y<string asm, bit Is2Addr = 1> {
|
2011-11-14 06:46:21 +00:00
|
|
|
let neverHasSideEffects = 1 in {
|
2011-11-02 04:42:13 +00:00
|
|
|
def R256rr : SS3AI<0x0F, MRMSrcReg, (outs VR256:$dst),
|
|
|
|
(ins VR256:$src1, VR256:$src2, i8imm:$src3),
|
|
|
|
!strconcat(asm,
|
|
|
|
"\t{$src3, $src2, $src1, $dst|$dst, $src1, $src2, $src3}"),
|
|
|
|
[]>, OpSize;
|
2011-11-14 06:46:21 +00:00
|
|
|
let mayLoad = 1 in
|
2011-11-02 04:42:13 +00:00
|
|
|
def R256rm : SS3AI<0x0F, MRMSrcMem, (outs VR256:$dst),
|
|
|
|
(ins VR256:$src1, i256mem:$src2, i8imm:$src3),
|
|
|
|
!strconcat(asm,
|
|
|
|
"\t{$src3, $src2, $src1, $dst|$dst, $src1, $src2, $src3}"),
|
|
|
|
[]>, OpSize;
|
2011-11-14 06:46:21 +00:00
|
|
|
}
|
2011-11-02 04:42:13 +00:00
|
|
|
}
|
|
|
|
|
2011-04-29 05:40:18 +00:00
|
|
|
let Predicates = [HasAVX] in
|
2010-09-03 02:08:45 +00:00
|
|
|
defm VPALIGN : ssse3_palign<"vpalignr", 0>, VEX_4V;
|
2011-11-02 04:42:13 +00:00
|
|
|
let Predicates = [HasAVX2] in
|
|
|
|
defm VPALIGN : ssse3_palign_y<"vpalignr", 0>, VEX_4V;
|
2011-07-29 01:30:59 +00:00
|
|
|
let Constraints = "$src1 = $dst", Predicates = [HasSSSE3] in
|
2010-09-09 01:02:39 +00:00
|
|
|
defm PALIGN : ssse3_palign<"palignr">;
|
2010-07-02 22:06:54 +00:00
|
|
|
|
2012-01-09 08:10:38 +00:00
|
|
|
let Predicates = [HasAVX] in {
|
2011-07-29 01:30:59 +00:00
|
|
|
def : Pat<(v4i32 (X86PAlign VR128:$src1, VR128:$src2, (i8 imm:$imm))),
|
2012-01-09 08:10:38 +00:00
|
|
|
(VPALIGNR128rr VR128:$src2, VR128:$src1, imm:$imm)>;
|
2011-07-29 01:30:59 +00:00
|
|
|
def : Pat<(v4f32 (X86PAlign VR128:$src1, VR128:$src2, (i8 imm:$imm))),
|
2012-01-09 08:10:38 +00:00
|
|
|
(VPALIGNR128rr VR128:$src2, VR128:$src1, imm:$imm)>;
|
2011-07-29 01:30:59 +00:00
|
|
|
def : Pat<(v8i16 (X86PAlign VR128:$src1, VR128:$src2, (i8 imm:$imm))),
|
2012-01-09 08:10:38 +00:00
|
|
|
(VPALIGNR128rr VR128:$src2, VR128:$src1, imm:$imm)>;
|
2011-07-29 01:30:59 +00:00
|
|
|
def : Pat<(v16i8 (X86PAlign VR128:$src1, VR128:$src2, (i8 imm:$imm))),
|
2012-01-09 08:10:38 +00:00
|
|
|
(VPALIGNR128rr VR128:$src2, VR128:$src1, imm:$imm)>;
|
2011-07-29 01:30:59 +00:00
|
|
|
}
|
|
|
|
|
2012-01-09 08:10:38 +00:00
|
|
|
let Predicates = [HasSSSE3] in {
|
2011-07-29 01:30:59 +00:00
|
|
|
def : Pat<(v4i32 (X86PAlign VR128:$src1, VR128:$src2, (i8 imm:$imm))),
|
2012-01-09 08:10:38 +00:00
|
|
|
(PALIGNR128rr VR128:$src2, VR128:$src1, imm:$imm)>;
|
2011-07-29 01:30:59 +00:00
|
|
|
def : Pat<(v4f32 (X86PAlign VR128:$src1, VR128:$src2, (i8 imm:$imm))),
|
2012-01-09 08:10:38 +00:00
|
|
|
(PALIGNR128rr VR128:$src2, VR128:$src1, imm:$imm)>;
|
2011-07-29 01:30:59 +00:00
|
|
|
def : Pat<(v8i16 (X86PAlign VR128:$src1, VR128:$src2, (i8 imm:$imm))),
|
2012-01-09 08:10:38 +00:00
|
|
|
(PALIGNR128rr VR128:$src2, VR128:$src1, imm:$imm)>;
|
2011-07-29 01:30:59 +00:00
|
|
|
def : Pat<(v16i8 (X86PAlign VR128:$src1, VR128:$src2, (i8 imm:$imm))),
|
2012-01-09 08:10:38 +00:00
|
|
|
(PALIGNR128rr VR128:$src2, VR128:$src1, imm:$imm)>;
|
2009-11-07 08:45:53 +00:00
|
|
|
}
|
2009-10-19 02:17:23 +00:00
|
|
|
|
2010-07-01 23:10:49 +00:00
|
|
|
//===---------------------------------------------------------------------===//
|
2011-09-03 00:46:47 +00:00
|
|
|
// SSSE3 - Thread synchronization
|
2010-07-01 23:10:49 +00:00
|
|
|
//===---------------------------------------------------------------------===//
|
|
|
|
|
2010-11-30 07:20:12 +00:00
|
|
|
let usesCustomInserter = 1 in {
|
2010-11-30 08:57:23 +00:00
|
|
|
def MONITOR : PseudoI<(outs), (ins i32mem:$src1, GR32:$src2, GR32:$src3),
|
2012-01-01 19:40:22 +00:00
|
|
|
[(int_x86_sse3_monitor addr:$src1, GR32:$src2, GR32:$src3)]>,
|
2012-01-10 06:30:56 +00:00
|
|
|
Requires<[HasSSE3]>;
|
2010-11-30 08:57:23 +00:00
|
|
|
def MWAIT : PseudoI<(outs), (ins GR32:$src1, GR32:$src2),
|
2012-01-01 19:40:22 +00:00
|
|
|
[(int_x86_sse3_mwait GR32:$src1, GR32:$src2)]>,
|
2012-01-10 06:30:56 +00:00
|
|
|
Requires<[HasSSE3]>;
|
2010-11-30 07:20:12 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
let Uses = [EAX, ECX, EDX] in
|
|
|
|
def MONITORrrr : I<0x01, MRM_C8, (outs), (ins), "monitor", []>, TB,
|
2012-01-10 06:30:56 +00:00
|
|
|
Requires<[HasSSE3]>;
|
2010-11-30 07:20:12 +00:00
|
|
|
let Uses = [ECX, EAX] in
|
|
|
|
def MWAITrr : I<0x01, MRM_C9, (outs), (ins), "mwait", []>, TB,
|
2012-01-10 06:30:56 +00:00
|
|
|
Requires<[HasSSE3]>;
|
Generate better code for v8i16 shuffles on SSE2
Generate better code for v16i8 shuffles on SSE2 (avoids stack)
Generate pshufb for v8i16 and v16i8 shuffles on SSSE3 where it is fewer uops.
Document the shuffle matching logic and add some FIXMEs for later further
cleanups.
New tests that test the above.
Examples:
New:
_shuf2:
pextrw $7, %xmm0, %eax
punpcklqdq %xmm1, %xmm0
pshuflw $128, %xmm0, %xmm0
pinsrw $2, %eax, %xmm0
Old:
_shuf2:
pextrw $2, %xmm0, %eax
pextrw $7, %xmm0, %ecx
pinsrw $2, %ecx, %xmm0
pinsrw $3, %eax, %xmm0
movd %xmm1, %eax
pinsrw $4, %eax, %xmm0
ret
=========
New:
_shuf4:
punpcklqdq %xmm1, %xmm0
pshufb LCPI1_0, %xmm0
Old:
_shuf4:
pextrw $3, %xmm0, %eax
movsd %xmm1, %xmm0
pextrw $3, %xmm1, %ecx
pinsrw $4, %ecx, %xmm0
pinsrw $5, %eax, %xmm0
========
New:
_shuf1:
pushl %ebx
pushl %edi
pushl %esi
pextrw $1, %xmm0, %eax
rolw $8, %ax
movd %xmm0, %ecx
rolw $8, %cx
pextrw $5, %xmm0, %edx
pextrw $4, %xmm0, %esi
pextrw $3, %xmm0, %edi
pextrw $2, %xmm0, %ebx
movaps %xmm0, %xmm1
pinsrw $0, %ecx, %xmm1
pinsrw $1, %eax, %xmm1
rolw $8, %bx
pinsrw $2, %ebx, %xmm1
rolw $8, %di
pinsrw $3, %edi, %xmm1
rolw $8, %si
pinsrw $4, %esi, %xmm1
rolw $8, %dx
pinsrw $5, %edx, %xmm1
pextrw $7, %xmm0, %eax
rolw $8, %ax
movaps %xmm1, %xmm0
pinsrw $7, %eax, %xmm0
popl %esi
popl %edi
popl %ebx
ret
Old:
_shuf1:
subl $252, %esp
movaps %xmm0, (%esp)
movaps %xmm0, 16(%esp)
movaps %xmm0, 32(%esp)
movaps %xmm0, 48(%esp)
movaps %xmm0, 64(%esp)
movaps %xmm0, 80(%esp)
movaps %xmm0, 96(%esp)
movaps %xmm0, 224(%esp)
movaps %xmm0, 208(%esp)
movaps %xmm0, 192(%esp)
movaps %xmm0, 176(%esp)
movaps %xmm0, 160(%esp)
movaps %xmm0, 144(%esp)
movaps %xmm0, 128(%esp)
movaps %xmm0, 112(%esp)
movzbl 14(%esp), %eax
movd %eax, %xmm1
movzbl 22(%esp), %eax
movd %eax, %xmm2
punpcklbw %xmm1, %xmm2
movzbl 42(%esp), %eax
movd %eax, %xmm1
movzbl 50(%esp), %eax
movd %eax, %xmm3
punpcklbw %xmm1, %xmm3
punpcklbw %xmm2, %xmm3
movzbl 77(%esp), %eax
movd %eax, %xmm1
movzbl 84(%esp), %eax
movd %eax, %xmm2
punpcklbw %xmm1, %xmm2
movzbl 104(%esp), %eax
movd %eax, %xmm1
punpcklbw %xmm1, %xmm0
punpcklbw %xmm2, %xmm0
movaps %xmm0, %xmm1
punpcklbw %xmm3, %xmm1
movzbl 127(%esp), %eax
movd %eax, %xmm0
movzbl 135(%esp), %eax
movd %eax, %xmm2
punpcklbw %xmm0, %xmm2
movzbl 155(%esp), %eax
movd %eax, %xmm0
movzbl 163(%esp), %eax
movd %eax, %xmm3
punpcklbw %xmm0, %xmm3
punpcklbw %xmm2, %xmm3
movzbl 188(%esp), %eax
movd %eax, %xmm0
movzbl 197(%esp), %eax
movd %eax, %xmm2
punpcklbw %xmm0, %xmm2
movzbl 217(%esp), %eax
movd %eax, %xmm4
movzbl 225(%esp), %eax
movd %eax, %xmm0
punpcklbw %xmm4, %xmm0
punpcklbw %xmm2, %xmm0
punpcklbw %xmm3, %xmm0
punpcklbw %xmm1, %xmm0
addl $252, %esp
ret
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@65311 91177308-0d34-0410-b5e6-96231b3b80d8
2009-02-23 08:49:38 +00:00
|
|
|
|
2011-02-18 00:48:11 +00:00
|
|
|
def : InstAlias<"mwait %eax, %ecx", (MWAITrr)>, Requires<[In32BitMode]>;
|
|
|
|
def : InstAlias<"mwait %rax, %rcx", (MWAITrr)>, Requires<[In64BitMode]>;
|
|
|
|
|
|
|
|
def : InstAlias<"monitor %eax, %ecx, %edx", (MONITORrrr)>,
|
|
|
|
Requires<[In32BitMode]>;
|
|
|
|
def : InstAlias<"monitor %rax, %rcx, %rdx", (MONITORrrr)>,
|
|
|
|
Requires<[In64BitMode]>;
|
|
|
|
|
2008-02-03 07:18:54 +00:00
|
|
|
//===----------------------------------------------------------------------===//
|
2010-07-07 01:33:38 +00:00
|
|
|
// SSE4.1 - Packed Move with Sign/Zero Extend
|
2008-02-03 07:18:54 +00:00
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
2010-07-07 01:33:38 +00:00
|
|
|
multiclass SS41I_binop_rm_int8<bits<8> opc, string OpcodeStr, Intrinsic IntId> {
|
|
|
|
def rr : SS48I<opc, MRMSrcReg, (outs VR128:$dst), (ins VR128:$src),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src, $dst|$dst, $src}"),
|
|
|
|
[(set VR128:$dst, (IntId VR128:$src))]>, OpSize;
|
2008-02-03 07:18:54 +00:00
|
|
|
|
2010-07-07 01:33:38 +00:00
|
|
|
def rm : SS48I<opc, MRMSrcMem, (outs VR128:$dst), (ins i64mem:$src),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src, $dst|$dst, $src}"),
|
|
|
|
[(set VR128:$dst,
|
|
|
|
(IntId (bitconvert (v2i64 (scalar_to_vector (loadi64 addr:$src))))))]>,
|
|
|
|
OpSize;
|
|
|
|
}
|
2008-02-03 07:18:54 +00:00
|
|
|
|
2011-11-02 04:42:13 +00:00
|
|
|
multiclass SS41I_binop_rm_int16_y<bits<8> opc, string OpcodeStr,
|
|
|
|
Intrinsic IntId> {
|
|
|
|
def Yrr : SS48I<opc, MRMSrcReg, (outs VR256:$dst), (ins VR128:$src),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src, $dst|$dst, $src}"),
|
|
|
|
[(set VR256:$dst, (IntId VR128:$src))]>, OpSize;
|
|
|
|
|
|
|
|
def Yrm : SS48I<opc, MRMSrcMem, (outs VR256:$dst), (ins i128mem:$src),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src, $dst|$dst, $src}"),
|
|
|
|
[(set VR256:$dst, (IntId (load addr:$src)))]>, OpSize;
|
|
|
|
}
|
|
|
|
|
2011-04-29 05:40:18 +00:00
|
|
|
let Predicates = [HasAVX] in {
|
2010-07-07 01:33:38 +00:00
|
|
|
defm VPMOVSXBW : SS41I_binop_rm_int8<0x20, "vpmovsxbw", int_x86_sse41_pmovsxbw>,
|
|
|
|
VEX;
|
|
|
|
defm VPMOVSXWD : SS41I_binop_rm_int8<0x23, "vpmovsxwd", int_x86_sse41_pmovsxwd>,
|
|
|
|
VEX;
|
|
|
|
defm VPMOVSXDQ : SS41I_binop_rm_int8<0x25, "vpmovsxdq", int_x86_sse41_pmovsxdq>,
|
|
|
|
VEX;
|
|
|
|
defm VPMOVZXBW : SS41I_binop_rm_int8<0x30, "vpmovzxbw", int_x86_sse41_pmovzxbw>,
|
|
|
|
VEX;
|
|
|
|
defm VPMOVZXWD : SS41I_binop_rm_int8<0x33, "vpmovzxwd", int_x86_sse41_pmovzxwd>,
|
|
|
|
VEX;
|
|
|
|
defm VPMOVZXDQ : SS41I_binop_rm_int8<0x35, "vpmovzxdq", int_x86_sse41_pmovzxdq>,
|
|
|
|
VEX;
|
2008-02-03 07:18:54 +00:00
|
|
|
}
|
|
|
|
|
2011-11-02 04:42:13 +00:00
|
|
|
let Predicates = [HasAVX2] in {
|
|
|
|
defm VPMOVSXBW : SS41I_binop_rm_int16_y<0x20, "vpmovsxbw",
|
|
|
|
int_x86_avx2_pmovsxbw>, VEX;
|
|
|
|
defm VPMOVSXWD : SS41I_binop_rm_int16_y<0x23, "vpmovsxwd",
|
|
|
|
int_x86_avx2_pmovsxwd>, VEX;
|
|
|
|
defm VPMOVSXDQ : SS41I_binop_rm_int16_y<0x25, "vpmovsxdq",
|
|
|
|
int_x86_avx2_pmovsxdq>, VEX;
|
|
|
|
defm VPMOVZXBW : SS41I_binop_rm_int16_y<0x30, "vpmovzxbw",
|
|
|
|
int_x86_avx2_pmovzxbw>, VEX;
|
|
|
|
defm VPMOVZXWD : SS41I_binop_rm_int16_y<0x33, "vpmovzxwd",
|
|
|
|
int_x86_avx2_pmovzxwd>, VEX;
|
|
|
|
defm VPMOVZXDQ : SS41I_binop_rm_int16_y<0x35, "vpmovzxdq",
|
|
|
|
int_x86_avx2_pmovzxdq>, VEX;
|
|
|
|
}
|
|
|
|
|
2010-07-07 01:33:38 +00:00
|
|
|
defm PMOVSXBW : SS41I_binop_rm_int8<0x20, "pmovsxbw", int_x86_sse41_pmovsxbw>;
|
|
|
|
defm PMOVSXWD : SS41I_binop_rm_int8<0x23, "pmovsxwd", int_x86_sse41_pmovsxwd>;
|
|
|
|
defm PMOVSXDQ : SS41I_binop_rm_int8<0x25, "pmovsxdq", int_x86_sse41_pmovsxdq>;
|
|
|
|
defm PMOVZXBW : SS41I_binop_rm_int8<0x30, "pmovzxbw", int_x86_sse41_pmovzxbw>;
|
|
|
|
defm PMOVZXWD : SS41I_binop_rm_int8<0x33, "pmovzxwd", int_x86_sse41_pmovzxwd>;
|
|
|
|
defm PMOVZXDQ : SS41I_binop_rm_int8<0x35, "pmovzxdq", int_x86_sse41_pmovzxdq>;
|
2010-07-03 00:37:44 +00:00
|
|
|
|
2012-01-09 08:10:38 +00:00
|
|
|
let Predicates = [HasAVX] in {
|
2011-09-03 00:47:01 +00:00
|
|
|
// Common patterns involving scalar load.
|
|
|
|
def : Pat<(int_x86_sse41_pmovsxbw (vzmovl_v2i64 addr:$src)),
|
2012-01-09 08:10:38 +00:00
|
|
|
(VPMOVSXBWrm addr:$src)>;
|
2011-09-03 00:47:01 +00:00
|
|
|
def : Pat<(int_x86_sse41_pmovsxbw (vzload_v2i64 addr:$src)),
|
2012-01-09 08:10:38 +00:00
|
|
|
(VPMOVSXBWrm addr:$src)>;
|
2011-09-03 00:47:01 +00:00
|
|
|
|
|
|
|
def : Pat<(int_x86_sse41_pmovsxwd (vzmovl_v2i64 addr:$src)),
|
2012-01-09 08:10:38 +00:00
|
|
|
(VPMOVSXWDrm addr:$src)>;
|
2011-09-03 00:47:01 +00:00
|
|
|
def : Pat<(int_x86_sse41_pmovsxwd (vzload_v2i64 addr:$src)),
|
2012-01-09 08:10:38 +00:00
|
|
|
(VPMOVSXWDrm addr:$src)>;
|
2011-09-03 00:47:01 +00:00
|
|
|
|
|
|
|
def : Pat<(int_x86_sse41_pmovsxdq (vzmovl_v2i64 addr:$src)),
|
2012-01-09 08:10:38 +00:00
|
|
|
(VPMOVSXDQrm addr:$src)>;
|
2011-09-03 00:47:01 +00:00
|
|
|
def : Pat<(int_x86_sse41_pmovsxdq (vzload_v2i64 addr:$src)),
|
2012-01-09 08:10:38 +00:00
|
|
|
(VPMOVSXDQrm addr:$src)>;
|
2011-09-03 00:47:01 +00:00
|
|
|
|
|
|
|
def : Pat<(int_x86_sse41_pmovzxbw (vzmovl_v2i64 addr:$src)),
|
2012-01-09 08:10:38 +00:00
|
|
|
(VPMOVZXBWrm addr:$src)>;
|
2011-09-03 00:47:01 +00:00
|
|
|
def : Pat<(int_x86_sse41_pmovzxbw (vzload_v2i64 addr:$src)),
|
2012-01-09 08:10:38 +00:00
|
|
|
(VPMOVZXBWrm addr:$src)>;
|
2011-09-03 00:47:01 +00:00
|
|
|
|
|
|
|
def : Pat<(int_x86_sse41_pmovzxwd (vzmovl_v2i64 addr:$src)),
|
2012-01-09 08:10:38 +00:00
|
|
|
(VPMOVZXWDrm addr:$src)>;
|
2011-09-03 00:47:01 +00:00
|
|
|
def : Pat<(int_x86_sse41_pmovzxwd (vzload_v2i64 addr:$src)),
|
2012-01-09 08:10:38 +00:00
|
|
|
(VPMOVZXWDrm addr:$src)>;
|
2011-09-03 00:47:01 +00:00
|
|
|
|
|
|
|
def : Pat<(int_x86_sse41_pmovzxdq (vzmovl_v2i64 addr:$src)),
|
2012-01-09 08:10:38 +00:00
|
|
|
(VPMOVZXDQrm addr:$src)>;
|
2011-09-03 00:47:01 +00:00
|
|
|
def : Pat<(int_x86_sse41_pmovzxdq (vzload_v2i64 addr:$src)),
|
2012-01-09 08:10:38 +00:00
|
|
|
(VPMOVZXDQrm addr:$src)>;
|
2011-09-03 00:47:01 +00:00
|
|
|
}
|
|
|
|
|
2012-01-09 08:10:38 +00:00
|
|
|
let Predicates = [HasSSE41] in {
|
2011-09-03 00:47:01 +00:00
|
|
|
// Common patterns involving scalar load.
|
|
|
|
def : Pat<(int_x86_sse41_pmovsxbw (vzmovl_v2i64 addr:$src)),
|
2012-01-09 08:10:38 +00:00
|
|
|
(PMOVSXBWrm addr:$src)>;
|
2011-09-03 00:47:01 +00:00
|
|
|
def : Pat<(int_x86_sse41_pmovsxbw (vzload_v2i64 addr:$src)),
|
2012-01-09 08:10:38 +00:00
|
|
|
(PMOVSXBWrm addr:$src)>;
|
2011-09-03 00:47:01 +00:00
|
|
|
|
|
|
|
def : Pat<(int_x86_sse41_pmovsxwd (vzmovl_v2i64 addr:$src)),
|
2012-01-09 08:10:38 +00:00
|
|
|
(PMOVSXWDrm addr:$src)>;
|
2011-09-03 00:47:01 +00:00
|
|
|
def : Pat<(int_x86_sse41_pmovsxwd (vzload_v2i64 addr:$src)),
|
2012-01-09 08:10:38 +00:00
|
|
|
(PMOVSXWDrm addr:$src)>;
|
2011-09-03 00:47:01 +00:00
|
|
|
|
|
|
|
def : Pat<(int_x86_sse41_pmovsxdq (vzmovl_v2i64 addr:$src)),
|
2012-01-09 08:10:38 +00:00
|
|
|
(PMOVSXDQrm addr:$src)>;
|
2011-09-03 00:47:01 +00:00
|
|
|
def : Pat<(int_x86_sse41_pmovsxdq (vzload_v2i64 addr:$src)),
|
2012-01-09 08:10:38 +00:00
|
|
|
(PMOVSXDQrm addr:$src)>;
|
2011-09-03 00:47:01 +00:00
|
|
|
|
|
|
|
def : Pat<(int_x86_sse41_pmovzxbw (vzmovl_v2i64 addr:$src)),
|
2012-01-09 08:10:38 +00:00
|
|
|
(PMOVZXBWrm addr:$src)>;
|
2011-09-03 00:47:01 +00:00
|
|
|
def : Pat<(int_x86_sse41_pmovzxbw (vzload_v2i64 addr:$src)),
|
2012-01-09 08:10:38 +00:00
|
|
|
(PMOVZXBWrm addr:$src)>;
|
2011-09-03 00:47:01 +00:00
|
|
|
|
|
|
|
def : Pat<(int_x86_sse41_pmovzxwd (vzmovl_v2i64 addr:$src)),
|
2012-01-09 08:10:38 +00:00
|
|
|
(PMOVZXWDrm addr:$src)>;
|
2011-09-03 00:47:01 +00:00
|
|
|
def : Pat<(int_x86_sse41_pmovzxwd (vzload_v2i64 addr:$src)),
|
2012-01-09 08:10:38 +00:00
|
|
|
(PMOVZXWDrm addr:$src)>;
|
2011-09-03 00:47:01 +00:00
|
|
|
|
|
|
|
def : Pat<(int_x86_sse41_pmovzxdq (vzmovl_v2i64 addr:$src)),
|
2012-01-09 08:10:38 +00:00
|
|
|
(PMOVZXDQrm addr:$src)>;
|
2011-09-03 00:47:01 +00:00
|
|
|
def : Pat<(int_x86_sse41_pmovzxdq (vzload_v2i64 addr:$src)),
|
2012-01-09 08:10:38 +00:00
|
|
|
(PMOVZXDQrm addr:$src)>;
|
2011-09-03 00:47:01 +00:00
|
|
|
}
|
2008-10-10 23:51:03 +00:00
|
|
|
|
2010-07-07 01:33:38 +00:00
|
|
|
|
|
|
|
multiclass SS41I_binop_rm_int4<bits<8> opc, string OpcodeStr, Intrinsic IntId> {
|
|
|
|
def rr : SS48I<opc, MRMSrcReg, (outs VR128:$dst), (ins VR128:$src),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src, $dst|$dst, $src}"),
|
|
|
|
[(set VR128:$dst, (IntId VR128:$src))]>, OpSize;
|
|
|
|
|
|
|
|
def rm : SS48I<opc, MRMSrcMem, (outs VR128:$dst), (ins i32mem:$src),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src, $dst|$dst, $src}"),
|
|
|
|
[(set VR128:$dst,
|
|
|
|
(IntId (bitconvert (v4i32 (scalar_to_vector (loadi32 addr:$src))))))]>,
|
|
|
|
OpSize;
|
2008-10-10 23:51:03 +00:00
|
|
|
}
|
|
|
|
|
2011-11-02 04:42:13 +00:00
|
|
|
multiclass SS41I_binop_rm_int8_y<bits<8> opc, string OpcodeStr,
|
|
|
|
Intrinsic IntId> {
|
|
|
|
def Yrr : SS48I<opc, MRMSrcReg, (outs VR256:$dst), (ins VR128:$src),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src, $dst|$dst, $src}"),
|
|
|
|
[(set VR256:$dst, (IntId VR128:$src))]>, OpSize;
|
|
|
|
|
|
|
|
def Yrm : SS48I<opc, MRMSrcMem, (outs VR256:$dst), (ins i32mem:$src),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src, $dst|$dst, $src}"),
|
|
|
|
[(set VR256:$dst,
|
|
|
|
(IntId (bitconvert (v2i64 (scalar_to_vector (loadi64 addr:$src))))))]>,
|
|
|
|
OpSize;
|
|
|
|
}
|
|
|
|
|
2011-04-29 05:40:18 +00:00
|
|
|
let Predicates = [HasAVX] in {
|
2010-07-07 01:33:38 +00:00
|
|
|
defm VPMOVSXBD : SS41I_binop_rm_int4<0x21, "vpmovsxbd", int_x86_sse41_pmovsxbd>,
|
|
|
|
VEX;
|
|
|
|
defm VPMOVSXWQ : SS41I_binop_rm_int4<0x24, "vpmovsxwq", int_x86_sse41_pmovsxwq>,
|
|
|
|
VEX;
|
|
|
|
defm VPMOVZXBD : SS41I_binop_rm_int4<0x31, "vpmovzxbd", int_x86_sse41_pmovzxbd>,
|
|
|
|
VEX;
|
|
|
|
defm VPMOVZXWQ : SS41I_binop_rm_int4<0x34, "vpmovzxwq", int_x86_sse41_pmovzxwq>,
|
|
|
|
VEX;
|
|
|
|
}
|
2010-07-03 00:37:44 +00:00
|
|
|
|
2011-11-02 04:42:13 +00:00
|
|
|
let Predicates = [HasAVX2] in {
|
|
|
|
defm VPMOVSXBD : SS41I_binop_rm_int8_y<0x21, "vpmovsxbd",
|
|
|
|
int_x86_avx2_pmovsxbd>, VEX;
|
|
|
|
defm VPMOVSXWQ : SS41I_binop_rm_int8_y<0x24, "vpmovsxwq",
|
|
|
|
int_x86_avx2_pmovsxwq>, VEX;
|
|
|
|
defm VPMOVZXBD : SS41I_binop_rm_int8_y<0x31, "vpmovzxbd",
|
|
|
|
int_x86_avx2_pmovzxbd>, VEX;
|
|
|
|
defm VPMOVZXWQ : SS41I_binop_rm_int8_y<0x34, "vpmovzxwq",
|
|
|
|
int_x86_avx2_pmovzxwq>, VEX;
|
|
|
|
}
|
|
|
|
|
2010-07-07 01:33:38 +00:00
|
|
|
defm PMOVSXBD : SS41I_binop_rm_int4<0x21, "pmovsxbd", int_x86_sse41_pmovsxbd>;
|
|
|
|
defm PMOVSXWQ : SS41I_binop_rm_int4<0x24, "pmovsxwq", int_x86_sse41_pmovsxwq>;
|
|
|
|
defm PMOVZXBD : SS41I_binop_rm_int4<0x31, "pmovzxbd", int_x86_sse41_pmovzxbd>;
|
|
|
|
defm PMOVZXWQ : SS41I_binop_rm_int4<0x34, "pmovzxwq", int_x86_sse41_pmovzxwq>;
|
2010-07-03 00:37:44 +00:00
|
|
|
|
2012-01-09 08:10:38 +00:00
|
|
|
let Predicates = [HasAVX] in {
|
2011-09-03 00:47:01 +00:00
|
|
|
// Common patterns involving scalar load
|
|
|
|
def : Pat<(int_x86_sse41_pmovsxbd (vzmovl_v4i32 addr:$src)),
|
2012-01-09 08:10:38 +00:00
|
|
|
(VPMOVSXBDrm addr:$src)>;
|
2011-09-03 00:47:01 +00:00
|
|
|
def : Pat<(int_x86_sse41_pmovsxwq (vzmovl_v4i32 addr:$src)),
|
2012-01-09 08:10:38 +00:00
|
|
|
(VPMOVSXWQrm addr:$src)>;
|
2010-07-03 00:37:44 +00:00
|
|
|
|
2011-09-03 00:47:01 +00:00
|
|
|
def : Pat<(int_x86_sse41_pmovzxbd (vzmovl_v4i32 addr:$src)),
|
2012-01-09 08:10:38 +00:00
|
|
|
(VPMOVZXBDrm addr:$src)>;
|
2011-09-03 00:47:01 +00:00
|
|
|
def : Pat<(int_x86_sse41_pmovzxwq (vzmovl_v4i32 addr:$src)),
|
2012-01-09 08:10:38 +00:00
|
|
|
(VPMOVZXWQrm addr:$src)>;
|
2011-09-03 00:47:01 +00:00
|
|
|
}
|
2010-07-07 01:33:38 +00:00
|
|
|
|
2012-01-09 08:10:38 +00:00
|
|
|
let Predicates = [HasSSE41] in {
|
2011-09-03 00:47:01 +00:00
|
|
|
// Common patterns involving scalar load
|
|
|
|
def : Pat<(int_x86_sse41_pmovsxbd (vzmovl_v4i32 addr:$src)),
|
2012-01-09 08:10:38 +00:00
|
|
|
(PMOVSXBDrm addr:$src)>;
|
2011-09-03 00:47:01 +00:00
|
|
|
def : Pat<(int_x86_sse41_pmovsxwq (vzmovl_v4i32 addr:$src)),
|
2012-01-09 08:10:38 +00:00
|
|
|
(PMOVSXWQrm addr:$src)>;
|
2011-09-03 00:47:01 +00:00
|
|
|
|
|
|
|
def : Pat<(int_x86_sse41_pmovzxbd (vzmovl_v4i32 addr:$src)),
|
2012-01-09 08:10:38 +00:00
|
|
|
(PMOVZXBDrm addr:$src)>;
|
2011-09-03 00:47:01 +00:00
|
|
|
def : Pat<(int_x86_sse41_pmovzxwq (vzmovl_v4i32 addr:$src)),
|
2012-01-09 08:10:38 +00:00
|
|
|
(PMOVZXWQrm addr:$src)>;
|
2011-09-03 00:47:01 +00:00
|
|
|
}
|
2010-07-07 01:33:38 +00:00
|
|
|
|
|
|
|
multiclass SS41I_binop_rm_int2<bits<8> opc, string OpcodeStr, Intrinsic IntId> {
|
|
|
|
def rr : SS48I<opc, MRMSrcReg, (outs VR128:$dst), (ins VR128:$src),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src, $dst|$dst, $src}"),
|
|
|
|
[(set VR128:$dst, (IntId VR128:$src))]>, OpSize;
|
|
|
|
|
|
|
|
// Expecting a i16 load any extended to i32 value.
|
|
|
|
def rm : SS48I<opc, MRMSrcMem, (outs VR128:$dst), (ins i16mem:$src),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src, $dst|$dst, $src}"),
|
|
|
|
[(set VR128:$dst, (IntId (bitconvert
|
|
|
|
(v4i32 (scalar_to_vector (loadi16_anyext addr:$src))))))]>,
|
|
|
|
OpSize;
|
2010-07-03 00:37:44 +00:00
|
|
|
}
|
|
|
|
|
2011-11-02 04:42:13 +00:00
|
|
|
multiclass SS41I_binop_rm_int4_y<bits<8> opc, string OpcodeStr,
|
|
|
|
Intrinsic IntId> {
|
|
|
|
def Yrr : SS48I<opc, MRMSrcReg, (outs VR256:$dst), (ins VR128:$src),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src, $dst|$dst, $src}"),
|
|
|
|
[(set VR256:$dst, (IntId VR128:$src))]>, OpSize;
|
|
|
|
|
|
|
|
// Expecting a i16 load any extended to i32 value.
|
|
|
|
def Yrm : SS48I<opc, MRMSrcMem, (outs VR256:$dst), (ins i16mem:$src),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src, $dst|$dst, $src}"),
|
|
|
|
[(set VR256:$dst, (IntId (bitconvert
|
|
|
|
(v4i32 (scalar_to_vector (loadi32 addr:$src))))))]>,
|
|
|
|
OpSize;
|
|
|
|
}
|
|
|
|
|
2011-04-29 05:40:18 +00:00
|
|
|
let Predicates = [HasAVX] in {
|
2010-07-07 01:33:38 +00:00
|
|
|
defm VPMOVSXBQ : SS41I_binop_rm_int2<0x22, "vpmovsxbq", int_x86_sse41_pmovsxbq>,
|
|
|
|
VEX;
|
|
|
|
defm VPMOVZXBQ : SS41I_binop_rm_int2<0x32, "vpmovzxbq", int_x86_sse41_pmovzxbq>,
|
|
|
|
VEX;
|
2010-07-03 00:37:44 +00:00
|
|
|
}
|
2011-11-02 04:42:13 +00:00
|
|
|
let Predicates = [HasAVX2] in {
|
|
|
|
defm VPMOVSXBQ : SS41I_binop_rm_int4_y<0x22, "vpmovsxbq",
|
|
|
|
int_x86_avx2_pmovsxbq>, VEX;
|
|
|
|
defm VPMOVZXBQ : SS41I_binop_rm_int4_y<0x32, "vpmovzxbq",
|
|
|
|
int_x86_avx2_pmovzxbq>, VEX;
|
|
|
|
}
|
2010-07-07 01:33:38 +00:00
|
|
|
defm PMOVSXBQ : SS41I_binop_rm_int2<0x22, "pmovsxbq", int_x86_sse41_pmovsxbq>;
|
|
|
|
defm PMOVZXBQ : SS41I_binop_rm_int2<0x32, "pmovzxbq", int_x86_sse41_pmovzxbq>;
|
2010-07-03 00:37:44 +00:00
|
|
|
|
2012-01-09 08:10:38 +00:00
|
|
|
let Predicates = [HasAVX] in {
|
2011-09-03 00:47:01 +00:00
|
|
|
// Common patterns involving scalar load
|
|
|
|
def : Pat<(int_x86_sse41_pmovsxbq
|
|
|
|
(bitconvert (v4i32 (X86vzmovl
|
|
|
|
(v4i32 (scalar_to_vector (loadi32 addr:$src))))))),
|
2012-01-09 08:10:38 +00:00
|
|
|
(VPMOVSXBQrm addr:$src)>;
|
2008-02-04 05:34:34 +00:00
|
|
|
|
2011-09-03 00:47:01 +00:00
|
|
|
def : Pat<(int_x86_sse41_pmovzxbq
|
|
|
|
(bitconvert (v4i32 (X86vzmovl
|
|
|
|
(v4i32 (scalar_to_vector (loadi32 addr:$src))))))),
|
2012-01-09 08:10:38 +00:00
|
|
|
(VPMOVZXBQrm addr:$src)>;
|
2011-09-03 00:47:01 +00:00
|
|
|
}
|
|
|
|
|
2012-01-09 08:10:38 +00:00
|
|
|
let Predicates = [HasSSE41] in {
|
2011-09-03 00:47:01 +00:00
|
|
|
// Common patterns involving scalar load
|
|
|
|
def : Pat<(int_x86_sse41_pmovsxbq
|
|
|
|
(bitconvert (v4i32 (X86vzmovl
|
|
|
|
(v4i32 (scalar_to_vector (loadi32 addr:$src))))))),
|
2012-01-09 08:10:38 +00:00
|
|
|
(PMOVSXBQrm addr:$src)>;
|
2011-09-03 00:47:01 +00:00
|
|
|
|
|
|
|
def : Pat<(int_x86_sse41_pmovzxbq
|
|
|
|
(bitconvert (v4i32 (X86vzmovl
|
|
|
|
(v4i32 (scalar_to_vector (loadi32 addr:$src))))))),
|
2012-01-09 08:10:38 +00:00
|
|
|
(PMOVZXBQrm addr:$src)>;
|
2011-09-03 00:47:01 +00:00
|
|
|
}
|
2008-02-04 05:34:34 +00:00
|
|
|
|
2010-07-07 01:33:38 +00:00
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
// SSE4.1 - Extract Instructions
|
|
|
|
//===----------------------------------------------------------------------===//
|
2008-02-04 05:34:34 +00:00
|
|
|
|
2010-07-07 01:33:38 +00:00
|
|
|
/// SS41I_binop_ext8 - SSE 4.1 extract 8 bits to 32 bit reg or 8 bit mem
|
|
|
|
multiclass SS41I_extract8<bits<8> opc, string OpcodeStr> {
|
|
|
|
def rr : SS4AIi8<opc, MRMDestReg, (outs GR32:$dst),
|
|
|
|
(ins VR128:$src1, i32i8imm:$src2),
|
|
|
|
!strconcat(OpcodeStr,
|
|
|
|
"\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
|
|
|
|
[(set GR32:$dst, (X86pextrb (v16i8 VR128:$src1), imm:$src2))]>,
|
|
|
|
OpSize;
|
2011-11-14 06:46:21 +00:00
|
|
|
let neverHasSideEffects = 1, mayStore = 1 in
|
2010-07-07 01:33:38 +00:00
|
|
|
def mr : SS4AIi8<opc, MRMDestMem, (outs),
|
|
|
|
(ins i8mem:$dst, VR128:$src1, i32i8imm:$src2),
|
|
|
|
!strconcat(OpcodeStr,
|
|
|
|
"\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
|
|
|
|
[]>, OpSize;
|
|
|
|
// FIXME:
|
|
|
|
// There's an AssertZext in the way of writing the store pattern
|
|
|
|
// (store (i8 (trunc (X86pextrb (v16i8 VR128:$src1), imm:$src2))), addr:$dst)
|
2008-02-04 05:34:34 +00:00
|
|
|
}
|
|
|
|
|
2011-04-29 05:40:18 +00:00
|
|
|
let Predicates = [HasAVX] in {
|
2010-07-07 01:33:38 +00:00
|
|
|
defm VPEXTRB : SS41I_extract8<0x14, "vpextrb">, VEX;
|
2010-07-22 21:18:49 +00:00
|
|
|
def VPEXTRBrr64 : SS4AIi8<0x14, MRMDestReg, (outs GR64:$dst),
|
|
|
|
(ins VR128:$src1, i32i8imm:$src2),
|
|
|
|
"vpextrb\t{$src2, $src1, $dst|$dst, $src1, $src2}", []>, OpSize, VEX;
|
|
|
|
}
|
2010-07-03 01:15:47 +00:00
|
|
|
|
2010-07-07 01:33:38 +00:00
|
|
|
defm PEXTRB : SS41I_extract8<0x14, "pextrb">;
|
2008-12-18 21:42:19 +00:00
|
|
|
|
2008-07-17 16:51:19 +00:00
|
|
|
|
2010-07-07 01:33:38 +00:00
|
|
|
/// SS41I_extract16 - SSE 4.1 extract 16 bits to memory destination
|
|
|
|
multiclass SS41I_extract16<bits<8> opc, string OpcodeStr> {
|
2011-11-14 06:46:21 +00:00
|
|
|
let neverHasSideEffects = 1, mayStore = 1 in
|
2010-07-07 01:33:38 +00:00
|
|
|
def mr : SS4AIi8<opc, MRMDestMem, (outs),
|
|
|
|
(ins i16mem:$dst, VR128:$src1, i32i8imm:$src2),
|
|
|
|
!strconcat(OpcodeStr,
|
|
|
|
"\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
|
|
|
|
[]>, OpSize;
|
|
|
|
// FIXME:
|
|
|
|
// There's an AssertZext in the way of writing the store pattern
|
|
|
|
// (store (i16 (trunc (X86pextrw (v16i8 VR128:$src1), imm:$src2))), addr:$dst)
|
2010-03-30 18:49:01 +00:00
|
|
|
}
|
|
|
|
|
2011-04-29 05:40:18 +00:00
|
|
|
let Predicates = [HasAVX] in
|
2010-07-07 01:33:38 +00:00
|
|
|
defm VPEXTRW : SS41I_extract16<0x15, "vpextrw">, VEX;
|
2008-02-09 01:38:08 +00:00
|
|
|
|
2010-07-07 01:33:38 +00:00
|
|
|
defm PEXTRW : SS41I_extract16<0x15, "pextrw">;
|
2010-07-02 23:27:59 +00:00
|
|
|
|
2010-07-03 01:37:03 +00:00
|
|
|
|
2010-07-07 01:33:38 +00:00
|
|
|
/// SS41I_extract32 - SSE 4.1 extract 32 bits to int reg or memory destination
|
|
|
|
multiclass SS41I_extract32<bits<8> opc, string OpcodeStr> {
|
|
|
|
def rr : SS4AIi8<opc, MRMDestReg, (outs GR32:$dst),
|
|
|
|
(ins VR128:$src1, i32i8imm:$src2),
|
|
|
|
!strconcat(OpcodeStr,
|
|
|
|
"\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
|
|
|
|
[(set GR32:$dst,
|
|
|
|
(extractelt (v4i32 VR128:$src1), imm:$src2))]>, OpSize;
|
|
|
|
def mr : SS4AIi8<opc, MRMDestMem, (outs),
|
|
|
|
(ins i32mem:$dst, VR128:$src1, i32i8imm:$src2),
|
|
|
|
!strconcat(OpcodeStr,
|
|
|
|
"\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
|
|
|
|
[(store (extractelt (v4i32 VR128:$src1), imm:$src2),
|
|
|
|
addr:$dst)]>, OpSize;
|
2008-02-04 06:00:24 +00:00
|
|
|
}
|
|
|
|
|
2011-04-29 05:40:18 +00:00
|
|
|
let Predicates = [HasAVX] in
|
2010-07-07 01:33:38 +00:00
|
|
|
defm VPEXTRD : SS41I_extract32<0x16, "vpextrd">, VEX;
|
2010-07-06 22:36:24 +00:00
|
|
|
|
2010-07-07 01:33:38 +00:00
|
|
|
defm PEXTRD : SS41I_extract32<0x16, "pextrd">;
|
|
|
|
|
|
|
|
/// SS41I_extract32 - SSE 4.1 extract 32 bits to int reg or memory destination
|
|
|
|
multiclass SS41I_extract64<bits<8> opc, string OpcodeStr> {
|
|
|
|
def rr : SS4AIi8<opc, MRMDestReg, (outs GR64:$dst),
|
|
|
|
(ins VR128:$src1, i32i8imm:$src2),
|
|
|
|
!strconcat(OpcodeStr,
|
|
|
|
"\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
|
|
|
|
[(set GR64:$dst,
|
|
|
|
(extractelt (v2i64 VR128:$src1), imm:$src2))]>, OpSize, REX_W;
|
|
|
|
def mr : SS4AIi8<opc, MRMDestMem, (outs),
|
|
|
|
(ins i64mem:$dst, VR128:$src1, i32i8imm:$src2),
|
|
|
|
!strconcat(OpcodeStr,
|
|
|
|
"\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
|
|
|
|
[(store (extractelt (v2i64 VR128:$src1), imm:$src2),
|
|
|
|
addr:$dst)]>, OpSize, REX_W;
|
2010-07-06 22:36:24 +00:00
|
|
|
}
|
|
|
|
|
2011-04-29 05:40:18 +00:00
|
|
|
let Predicates = [HasAVX] in
|
2010-07-07 01:33:38 +00:00
|
|
|
defm VPEXTRQ : SS41I_extract64<0x16, "vpextrq">, VEX, VEX_W;
|
2010-07-06 22:36:24 +00:00
|
|
|
|
2010-07-07 01:33:38 +00:00
|
|
|
defm PEXTRQ : SS41I_extract64<0x16, "pextrq">;
|
2008-02-10 18:47:57 +00:00
|
|
|
|
2010-07-07 01:33:38 +00:00
|
|
|
/// SS41I_extractf32 - SSE 4.1 extract 32 bits fp value to int reg or memory
|
|
|
|
/// destination
|
|
|
|
multiclass SS41I_extractf32<bits<8> opc, string OpcodeStr> {
|
|
|
|
def rr : SS4AIi8<opc, MRMDestReg, (outs GR32:$dst),
|
|
|
|
(ins VR128:$src1, i32i8imm:$src2),
|
|
|
|
!strconcat(OpcodeStr,
|
|
|
|
"\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
|
|
|
|
[(set GR32:$dst,
|
|
|
|
(extractelt (bc_v4i32 (v4f32 VR128:$src1)), imm:$src2))]>,
|
|
|
|
OpSize;
|
|
|
|
def mr : SS4AIi8<opc, MRMDestMem, (outs),
|
|
|
|
(ins f32mem:$dst, VR128:$src1, i32i8imm:$src2),
|
|
|
|
!strconcat(OpcodeStr,
|
|
|
|
"\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
|
|
|
|
[(store (extractelt (bc_v4i32 (v4f32 VR128:$src1)), imm:$src2),
|
|
|
|
addr:$dst)]>, OpSize;
|
2008-02-10 18:47:57 +00:00
|
|
|
}
|
|
|
|
|
2011-11-16 07:30:46 +00:00
|
|
|
let ExeDomain = SSEPackedSingle in {
|
|
|
|
let Predicates = [HasAVX] in {
|
|
|
|
defm VEXTRACTPS : SS41I_extractf32<0x17, "vextractps">, VEX;
|
|
|
|
def VEXTRACTPSrr64 : SS4AIi8<0x17, MRMDestReg, (outs GR64:$dst),
|
|
|
|
(ins VR128:$src1, i32i8imm:$src2),
|
|
|
|
"vextractps \t{$src2, $src1, $dst|$dst, $src1, $src2}",
|
|
|
|
[]>, OpSize, VEX;
|
|
|
|
}
|
|
|
|
defm EXTRACTPS : SS41I_extractf32<0x17, "extractps">;
|
2010-07-21 23:53:50 +00:00
|
|
|
}
|
2008-02-10 18:47:57 +00:00
|
|
|
|
2010-07-07 01:33:38 +00:00
|
|
|
// Also match an EXTRACTPS store when the store is done as f32 instead of i32.
|
|
|
|
def : Pat<(store (f32 (bitconvert (extractelt (bc_v4i32 (v4f32 VR128:$src1)),
|
|
|
|
imm:$src2))),
|
|
|
|
addr:$dst),
|
2012-01-09 08:10:38 +00:00
|
|
|
(VEXTRACTPSmr addr:$dst, VR128:$src1, imm:$src2)>,
|
|
|
|
Requires<[HasAVX]>;
|
2011-09-03 00:47:03 +00:00
|
|
|
def : Pat<(store (f32 (bitconvert (extractelt (bc_v4i32 (v4f32 VR128:$src1)),
|
|
|
|
imm:$src2))),
|
|
|
|
addr:$dst),
|
2012-01-09 08:10:38 +00:00
|
|
|
(EXTRACTPSmr addr:$dst, VR128:$src1, imm:$src2)>,
|
|
|
|
Requires<[HasSSE41]>;
|
2008-02-10 18:47:57 +00:00
|
|
|
|
2010-07-07 01:33:38 +00:00
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
// SSE4.1 - Insert Instructions
|
|
|
|
//===----------------------------------------------------------------------===//
|
2008-02-09 23:46:37 +00:00
|
|
|
|
2010-07-07 01:33:38 +00:00
|
|
|
multiclass SS41I_insert8<bits<8> opc, string asm, bit Is2Addr = 1> {
|
|
|
|
def rr : SS4AIi8<opc, MRMSrcReg, (outs VR128:$dst),
|
|
|
|
(ins VR128:$src1, GR32:$src2, i32i8imm:$src3),
|
|
|
|
!if(Is2Addr,
|
|
|
|
!strconcat(asm, "\t{$src3, $src2, $dst|$dst, $src2, $src3}"),
|
|
|
|
!strconcat(asm,
|
|
|
|
"\t{$src3, $src2, $src1, $dst|$dst, $src1, $src2, $src3}")),
|
|
|
|
[(set VR128:$dst,
|
|
|
|
(X86pinsrb VR128:$src1, GR32:$src2, imm:$src3))]>, OpSize;
|
|
|
|
def rm : SS4AIi8<opc, MRMSrcMem, (outs VR128:$dst),
|
|
|
|
(ins VR128:$src1, i8mem:$src2, i32i8imm:$src3),
|
|
|
|
!if(Is2Addr,
|
|
|
|
!strconcat(asm, "\t{$src3, $src2, $dst|$dst, $src2, $src3}"),
|
|
|
|
!strconcat(asm,
|
|
|
|
"\t{$src3, $src2, $src1, $dst|$dst, $src1, $src2, $src3}")),
|
|
|
|
[(set VR128:$dst,
|
|
|
|
(X86pinsrb VR128:$src1, (extloadi8 addr:$src2),
|
|
|
|
imm:$src3))]>, OpSize;
|
2008-02-09 23:46:37 +00:00
|
|
|
}
|
|
|
|
|
2011-04-29 05:40:18 +00:00
|
|
|
let Predicates = [HasAVX] in
|
2010-07-07 01:33:38 +00:00
|
|
|
defm VPINSRB : SS41I_insert8<0x20, "vpinsrb", 0>, VEX_4V;
|
|
|
|
let Constraints = "$src1 = $dst" in
|
|
|
|
defm PINSRB : SS41I_insert8<0x20, "pinsrb">;
|
|
|
|
|
|
|
|
multiclass SS41I_insert32<bits<8> opc, string asm, bit Is2Addr = 1> {
|
|
|
|
def rr : SS4AIi8<opc, MRMSrcReg, (outs VR128:$dst),
|
|
|
|
(ins VR128:$src1, GR32:$src2, i32i8imm:$src3),
|
|
|
|
!if(Is2Addr,
|
|
|
|
!strconcat(asm, "\t{$src3, $src2, $dst|$dst, $src2, $src3}"),
|
|
|
|
!strconcat(asm,
|
|
|
|
"\t{$src3, $src2, $src1, $dst|$dst, $src1, $src2, $src3}")),
|
|
|
|
[(set VR128:$dst,
|
|
|
|
(v4i32 (insertelt VR128:$src1, GR32:$src2, imm:$src3)))]>,
|
|
|
|
OpSize;
|
|
|
|
def rm : SS4AIi8<opc, MRMSrcMem, (outs VR128:$dst),
|
|
|
|
(ins VR128:$src1, i32mem:$src2, i32i8imm:$src3),
|
|
|
|
!if(Is2Addr,
|
|
|
|
!strconcat(asm, "\t{$src3, $src2, $dst|$dst, $src2, $src3}"),
|
|
|
|
!strconcat(asm,
|
|
|
|
"\t{$src3, $src2, $src1, $dst|$dst, $src1, $src2, $src3}")),
|
|
|
|
[(set VR128:$dst,
|
|
|
|
(v4i32 (insertelt VR128:$src1, (loadi32 addr:$src2),
|
|
|
|
imm:$src3)))]>, OpSize;
|
2010-07-06 23:01:41 +00:00
|
|
|
}
|
|
|
|
|
2011-04-29 05:40:18 +00:00
|
|
|
let Predicates = [HasAVX] in
|
2010-07-07 01:33:38 +00:00
|
|
|
defm VPINSRD : SS41I_insert32<0x22, "vpinsrd", 0>, VEX_4V;
|
|
|
|
let Constraints = "$src1 = $dst" in
|
|
|
|
defm PINSRD : SS41I_insert32<0x22, "pinsrd">;
|
2008-02-09 23:46:37 +00:00
|
|
|
|
2010-07-07 01:43:01 +00:00
|
|
|
multiclass SS41I_insert64<bits<8> opc, string asm, bit Is2Addr = 1> {
|
2010-07-07 01:33:38 +00:00
|
|
|
def rr : SS4AIi8<opc, MRMSrcReg, (outs VR128:$dst),
|
2010-07-07 01:43:01 +00:00
|
|
|
(ins VR128:$src1, GR64:$src2, i32i8imm:$src3),
|
|
|
|
!if(Is2Addr,
|
|
|
|
!strconcat(asm, "\t{$src3, $src2, $dst|$dst, $src2, $src3}"),
|
|
|
|
!strconcat(asm,
|
|
|
|
"\t{$src3, $src2, $src1, $dst|$dst, $src1, $src2, $src3}")),
|
|
|
|
[(set VR128:$dst,
|
|
|
|
(v2i64 (insertelt VR128:$src1, GR64:$src2, imm:$src3)))]>,
|
|
|
|
OpSize;
|
2010-07-07 01:33:38 +00:00
|
|
|
def rm : SS4AIi8<opc, MRMSrcMem, (outs VR128:$dst),
|
2010-07-07 01:43:01 +00:00
|
|
|
(ins VR128:$src1, i64mem:$src2, i32i8imm:$src3),
|
|
|
|
!if(Is2Addr,
|
|
|
|
!strconcat(asm, "\t{$src3, $src2, $dst|$dst, $src2, $src3}"),
|
|
|
|
!strconcat(asm,
|
|
|
|
"\t{$src3, $src2, $src1, $dst|$dst, $src1, $src2, $src3}")),
|
|
|
|
[(set VR128:$dst,
|
|
|
|
(v2i64 (insertelt VR128:$src1, (loadi64 addr:$src2),
|
|
|
|
imm:$src3)))]>, OpSize;
|
2010-07-07 01:33:38 +00:00
|
|
|
}
|
2008-09-24 23:27:55 +00:00
|
|
|
|
2011-04-29 05:40:18 +00:00
|
|
|
let Predicates = [HasAVX] in
|
2010-07-07 01:43:01 +00:00
|
|
|
defm VPINSRQ : SS41I_insert64<0x22, "vpinsrq", 0>, VEX_4V, VEX_W;
|
|
|
|
let Constraints = "$src1 = $dst" in
|
|
|
|
defm PINSRQ : SS41I_insert64<0x22, "pinsrq">, REX_W;
|
2008-09-24 23:27:55 +00:00
|
|
|
|
2010-07-07 01:33:38 +00:00
|
|
|
// insertps has a few different modes, there's the first two here below which
|
|
|
|
// are optimized inserts that won't zero arbitrary elements in the destination
|
|
|
|
// vector. The next one matches the intrinsic and could zero arbitrary elements
|
|
|
|
// in the target vector.
|
|
|
|
multiclass SS41I_insertf32<bits<8> opc, string asm, bit Is2Addr = 1> {
|
|
|
|
def rr : SS4AIi8<opc, MRMSrcReg, (outs VR128:$dst),
|
2011-07-27 23:01:50 +00:00
|
|
|
(ins VR128:$src1, VR128:$src2, u32u8imm:$src3),
|
2010-07-07 01:33:38 +00:00
|
|
|
!if(Is2Addr,
|
|
|
|
!strconcat(asm, "\t{$src3, $src2, $dst|$dst, $src2, $src3}"),
|
|
|
|
!strconcat(asm,
|
|
|
|
"\t{$src3, $src2, $src1, $dst|$dst, $src1, $src2, $src3}")),
|
|
|
|
[(set VR128:$dst,
|
|
|
|
(X86insrtps VR128:$src1, VR128:$src2, imm:$src3))]>,
|
|
|
|
OpSize;
|
|
|
|
def rm : SS4AIi8<opc, MRMSrcMem, (outs VR128:$dst),
|
2011-07-27 23:01:50 +00:00
|
|
|
(ins VR128:$src1, f32mem:$src2, u32u8imm:$src3),
|
2010-07-07 01:33:38 +00:00
|
|
|
!if(Is2Addr,
|
|
|
|
!strconcat(asm, "\t{$src3, $src2, $dst|$dst, $src2, $src3}"),
|
|
|
|
!strconcat(asm,
|
|
|
|
"\t{$src3, $src2, $src1, $dst|$dst, $src1, $src2, $src3}")),
|
|
|
|
[(set VR128:$dst,
|
|
|
|
(X86insrtps VR128:$src1,
|
|
|
|
(v4f32 (scalar_to_vector (loadf32 addr:$src2))),
|
|
|
|
imm:$src3))]>, OpSize;
|
|
|
|
}
|
2008-09-24 23:27:55 +00:00
|
|
|
|
2011-11-16 07:30:46 +00:00
|
|
|
let ExeDomain = SSEPackedSingle in {
|
|
|
|
let Predicates = [HasAVX] in
|
|
|
|
defm VINSERTPS : SS41I_insertf32<0x21, "vinsertps", 0>, VEX_4V;
|
2012-01-09 08:10:38 +00:00
|
|
|
let Constraints = "$src1 = $dst" in
|
|
|
|
defm INSERTPS : SS41I_insertf32<0x21, "insertps">;
|
2011-11-16 07:30:46 +00:00
|
|
|
}
|
2008-09-24 23:27:55 +00:00
|
|
|
|
2010-07-07 01:33:38 +00:00
|
|
|
def : Pat<(int_x86_sse41_insertps VR128:$src1, VR128:$src2, imm:$src3),
|
2010-07-30 19:54:33 +00:00
|
|
|
(VINSERTPSrr VR128:$src1, VR128:$src2, imm:$src3)>,
|
|
|
|
Requires<[HasAVX]>;
|
|
|
|
def : Pat<(int_x86_sse41_insertps VR128:$src1, VR128:$src2, imm:$src3),
|
|
|
|
(INSERTPSrr VR128:$src1, VR128:$src2, imm:$src3)>,
|
|
|
|
Requires<[HasSSE41]>;
|
2008-09-24 23:27:55 +00:00
|
|
|
|
2010-07-07 01:33:38 +00:00
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
// SSE4.1 - Round Instructions
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
2010-08-06 01:52:29 +00:00
|
|
|
multiclass sse41_fp_unop_rm<bits<8> opcps, bits<8> opcpd, string OpcodeStr,
|
|
|
|
X86MemOperand x86memop, RegisterClass RC,
|
|
|
|
PatFrag mem_frag32, PatFrag mem_frag64,
|
|
|
|
Intrinsic V4F32Int, Intrinsic V2F64Int> {
|
2011-11-16 07:30:46 +00:00
|
|
|
let ExeDomain = SSEPackedSingle in {
|
2010-07-07 01:33:38 +00:00
|
|
|
// Intrinsic operation, reg.
|
|
|
|
// Vector intrinsic operation, reg
|
2010-09-29 02:57:56 +00:00
|
|
|
def PSr : SS4AIi8<opcps, MRMSrcReg,
|
2010-08-06 01:52:29 +00:00
|
|
|
(outs RC:$dst), (ins RC:$src1, i32i8imm:$src2),
|
2010-07-07 01:33:38 +00:00
|
|
|
!strconcat(OpcodeStr,
|
|
|
|
"ps\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
|
2010-08-06 01:52:29 +00:00
|
|
|
[(set RC:$dst, (V4F32Int RC:$src1, imm:$src2))]>,
|
2010-07-07 01:33:38 +00:00
|
|
|
OpSize;
|
2008-09-24 23:27:55 +00:00
|
|
|
|
2010-07-07 01:33:38 +00:00
|
|
|
// Vector intrinsic operation, mem
|
2011-11-17 07:04:00 +00:00
|
|
|
def PSm : SS4AIi8<opcps, MRMSrcMem,
|
2011-09-14 06:41:26 +00:00
|
|
|
(outs RC:$dst), (ins x86memop:$src1, i32i8imm:$src2),
|
2010-07-07 01:33:38 +00:00
|
|
|
!strconcat(OpcodeStr,
|
|
|
|
"ps\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
|
2010-08-06 01:52:29 +00:00
|
|
|
[(set RC:$dst,
|
|
|
|
(V4F32Int (mem_frag32 addr:$src1),imm:$src2))]>,
|
2011-11-17 07:04:00 +00:00
|
|
|
OpSize;
|
2011-11-16 07:30:46 +00:00
|
|
|
} // ExeDomain = SSEPackedSingle
|
2008-09-24 23:27:55 +00:00
|
|
|
|
2011-11-16 07:30:46 +00:00
|
|
|
let ExeDomain = SSEPackedDouble in {
|
2010-07-07 01:33:38 +00:00
|
|
|
// Vector intrinsic operation, reg
|
2010-09-29 02:57:56 +00:00
|
|
|
def PDr : SS4AIi8<opcpd, MRMSrcReg,
|
2010-08-06 01:52:29 +00:00
|
|
|
(outs RC:$dst), (ins RC:$src1, i32i8imm:$src2),
|
2010-07-07 01:33:38 +00:00
|
|
|
!strconcat(OpcodeStr,
|
|
|
|
"pd\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
|
2010-08-06 01:52:29 +00:00
|
|
|
[(set RC:$dst, (V2F64Int RC:$src1, imm:$src2))]>,
|
2010-07-07 01:33:38 +00:00
|
|
|
OpSize;
|
2008-02-09 23:46:37 +00:00
|
|
|
|
2010-07-07 01:33:38 +00:00
|
|
|
// Vector intrinsic operation, mem
|
2010-09-29 02:57:56 +00:00
|
|
|
def PDm : SS4AIi8<opcpd, MRMSrcMem,
|
2011-09-14 06:41:26 +00:00
|
|
|
(outs RC:$dst), (ins x86memop:$src1, i32i8imm:$src2),
|
2010-07-07 01:33:38 +00:00
|
|
|
!strconcat(OpcodeStr,
|
|
|
|
"pd\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
|
2010-08-06 01:52:29 +00:00
|
|
|
[(set RC:$dst,
|
|
|
|
(V2F64Int (mem_frag64 addr:$src1),imm:$src2))]>,
|
2010-07-07 01:33:38 +00:00
|
|
|
OpSize;
|
2011-11-16 07:30:46 +00:00
|
|
|
} // ExeDomain = SSEPackedDouble
|
2008-02-09 23:46:37 +00:00
|
|
|
}
|
|
|
|
|
2010-07-07 01:33:38 +00:00
|
|
|
multiclass sse41_fp_binop_rm<bits<8> opcss, bits<8> opcsd,
|
|
|
|
string OpcodeStr,
|
|
|
|
Intrinsic F32Int,
|
|
|
|
Intrinsic F64Int, bit Is2Addr = 1> {
|
2011-11-16 07:30:46 +00:00
|
|
|
let ExeDomain = GenericDomain in {
|
2011-12-09 15:43:55 +00:00
|
|
|
// Operation, reg.
|
2010-09-29 02:57:56 +00:00
|
|
|
def SSr : SS4AIi8<opcss, MRMSrcReg,
|
2011-12-09 15:43:55 +00:00
|
|
|
(outs FR32:$dst), (ins FR32:$src1, FR32:$src2, i32i8imm:$src3),
|
|
|
|
!if(Is2Addr,
|
|
|
|
!strconcat(OpcodeStr,
|
|
|
|
"ss\t{$src3, $src2, $dst|$dst, $src2, $src3}"),
|
|
|
|
!strconcat(OpcodeStr,
|
|
|
|
"ss\t{$src3, $src2, $src1, $dst|$dst, $src1, $src2, $src3}")),
|
|
|
|
[]>, OpSize;
|
|
|
|
|
|
|
|
// Intrinsic operation, reg.
|
|
|
|
def SSr_Int : SS4AIi8<opcss, MRMSrcReg,
|
2010-07-07 01:33:38 +00:00
|
|
|
(outs VR128:$dst), (ins VR128:$src1, VR128:$src2, i32i8imm:$src3),
|
|
|
|
!if(Is2Addr,
|
|
|
|
!strconcat(OpcodeStr,
|
|
|
|
"ss\t{$src3, $src2, $dst|$dst, $src2, $src3}"),
|
|
|
|
!strconcat(OpcodeStr,
|
|
|
|
"ss\t{$src3, $src2, $src1, $dst|$dst, $src1, $src2, $src3}")),
|
|
|
|
[(set VR128:$dst, (F32Int VR128:$src1, VR128:$src2, imm:$src3))]>,
|
|
|
|
OpSize;
|
2008-09-24 23:27:55 +00:00
|
|
|
|
2010-07-07 01:33:38 +00:00
|
|
|
// Intrinsic operation, mem.
|
2010-09-29 02:57:56 +00:00
|
|
|
def SSm : SS4AIi8<opcss, MRMSrcMem,
|
2010-07-07 01:33:38 +00:00
|
|
|
(outs VR128:$dst), (ins VR128:$src1, ssmem:$src2, i32i8imm:$src3),
|
|
|
|
!if(Is2Addr,
|
|
|
|
!strconcat(OpcodeStr,
|
|
|
|
"ss\t{$src3, $src2, $dst|$dst, $src2, $src3}"),
|
|
|
|
!strconcat(OpcodeStr,
|
|
|
|
"ss\t{$src3, $src2, $src1, $dst|$dst, $src1, $src2, $src3}")),
|
|
|
|
[(set VR128:$dst,
|
|
|
|
(F32Int VR128:$src1, sse_load_f32:$src2, imm:$src3))]>,
|
|
|
|
OpSize;
|
2008-02-09 23:46:37 +00:00
|
|
|
|
2011-12-09 15:43:55 +00:00
|
|
|
// Operation, reg.
|
2010-09-29 02:57:56 +00:00
|
|
|
def SDr : SS4AIi8<opcsd, MRMSrcReg,
|
2011-12-09 15:43:55 +00:00
|
|
|
(outs FR64:$dst), (ins FR64:$src1, FR64:$src2, i32i8imm:$src3),
|
|
|
|
!if(Is2Addr,
|
|
|
|
!strconcat(OpcodeStr,
|
|
|
|
"sd\t{$src3, $src2, $dst|$dst, $src2, $src3}"),
|
|
|
|
!strconcat(OpcodeStr,
|
|
|
|
"sd\t{$src3, $src2, $src1, $dst|$dst, $src1, $src2, $src3}")),
|
|
|
|
[]>, OpSize;
|
|
|
|
|
|
|
|
// Intrinsic operation, reg.
|
|
|
|
def SDr_Int : SS4AIi8<opcsd, MRMSrcReg,
|
2010-07-07 01:33:38 +00:00
|
|
|
(outs VR128:$dst), (ins VR128:$src1, VR128:$src2, i32i8imm:$src3),
|
|
|
|
!if(Is2Addr,
|
|
|
|
!strconcat(OpcodeStr,
|
|
|
|
"sd\t{$src3, $src2, $dst|$dst, $src2, $src3}"),
|
|
|
|
!strconcat(OpcodeStr,
|
|
|
|
"sd\t{$src3, $src2, $src1, $dst|$dst, $src1, $src2, $src3}")),
|
|
|
|
[(set VR128:$dst, (F64Int VR128:$src1, VR128:$src2, imm:$src3))]>,
|
|
|
|
OpSize;
|
2008-02-09 23:46:37 +00:00
|
|
|
|
2010-07-07 01:33:38 +00:00
|
|
|
// Intrinsic operation, mem.
|
2010-09-29 02:57:56 +00:00
|
|
|
def SDm : SS4AIi8<opcsd, MRMSrcMem,
|
2010-07-07 01:33:38 +00:00
|
|
|
(outs VR128:$dst), (ins VR128:$src1, sdmem:$src2, i32i8imm:$src3),
|
|
|
|
!if(Is2Addr,
|
|
|
|
!strconcat(OpcodeStr,
|
|
|
|
"sd\t{$src3, $src2, $dst|$dst, $src2, $src3}"),
|
|
|
|
!strconcat(OpcodeStr,
|
|
|
|
"sd\t{$src3, $src2, $src1, $dst|$dst, $src1, $src2, $src3}")),
|
|
|
|
[(set VR128:$dst,
|
|
|
|
(F64Int VR128:$src1, sse_load_f64:$src2, imm:$src3))]>,
|
|
|
|
OpSize;
|
2011-11-16 07:30:46 +00:00
|
|
|
} // ExeDomain = GenericDomain
|
2010-07-06 23:15:17 +00:00
|
|
|
}
|
2008-02-09 23:46:37 +00:00
|
|
|
|
2010-07-07 01:33:38 +00:00
|
|
|
// FP round - roundss, roundps, roundsd, roundpd
|
2011-04-29 05:40:18 +00:00
|
|
|
let Predicates = [HasAVX] in {
|
2010-07-07 01:33:38 +00:00
|
|
|
// Intrinsic form
|
2010-08-06 01:52:29 +00:00
|
|
|
defm VROUND : sse41_fp_unop_rm<0x08, 0x09, "vround", f128mem, VR128,
|
|
|
|
memopv4f32, memopv2f64,
|
|
|
|
int_x86_sse41_round_ps,
|
|
|
|
int_x86_sse41_round_pd>, VEX;
|
|
|
|
defm VROUNDY : sse41_fp_unop_rm<0x08, 0x09, "vround", f256mem, VR256,
|
|
|
|
memopv8f32, memopv4f64,
|
|
|
|
int_x86_avx_round_ps_256,
|
|
|
|
int_x86_avx_round_pd_256>, VEX;
|
2010-07-07 01:33:38 +00:00
|
|
|
defm VROUND : sse41_fp_binop_rm<0x0A, 0x0B, "vround",
|
2010-08-06 01:52:29 +00:00
|
|
|
int_x86_sse41_round_ss,
|
2011-10-04 06:30:42 +00:00
|
|
|
int_x86_sse41_round_sd, 0>, VEX_4V, VEX_LIG;
|
2011-12-09 15:44:03 +00:00
|
|
|
|
|
|
|
def : Pat<(ffloor FR32:$src),
|
|
|
|
(VROUNDSSr (f32 (IMPLICIT_DEF)), FR32:$src, (i32 0x1))>;
|
|
|
|
def : Pat<(f64 (ffloor FR64:$src)),
|
|
|
|
(VROUNDSDr (f64 (IMPLICIT_DEF)), FR64:$src, (i32 0x1))>;
|
|
|
|
def : Pat<(f32 (fnearbyint FR32:$src)),
|
|
|
|
(VROUNDSSr (f32 (IMPLICIT_DEF)), FR32:$src, (i32 0xC))>;
|
|
|
|
def : Pat<(f64 (fnearbyint FR64:$src)),
|
|
|
|
(VROUNDSDr (f64 (IMPLICIT_DEF)), FR64:$src, (i32 0xC))>;
|
|
|
|
def : Pat<(f32 (fceil FR32:$src)),
|
|
|
|
(VROUNDSSr (f32 (IMPLICIT_DEF)), FR32:$src, (i32 0x2))>;
|
|
|
|
def : Pat<(f64 (fceil FR64:$src)),
|
|
|
|
(VROUNDSDr (f64 (IMPLICIT_DEF)), FR64:$src, (i32 0x2))>;
|
|
|
|
def : Pat<(f32 (frint FR32:$src)),
|
|
|
|
(VROUNDSSr (f32 (IMPLICIT_DEF)), FR32:$src, (i32 0x4))>;
|
|
|
|
def : Pat<(f64 (frint FR64:$src)),
|
|
|
|
(VROUNDSDr (f64 (IMPLICIT_DEF)), FR64:$src, (i32 0x4))>;
|
|
|
|
def : Pat<(f32 (ftrunc FR32:$src)),
|
|
|
|
(VROUNDSSr (f32 (IMPLICIT_DEF)), FR32:$src, (i32 0x3))>;
|
|
|
|
def : Pat<(f64 (ftrunc FR64:$src)),
|
|
|
|
(VROUNDSDr (f64 (IMPLICIT_DEF)), FR64:$src, (i32 0x3))>;
|
2010-07-07 01:33:38 +00:00
|
|
|
}
|
2010-07-07 00:07:24 +00:00
|
|
|
|
2010-08-06 01:52:29 +00:00
|
|
|
defm ROUND : sse41_fp_unop_rm<0x08, 0x09, "round", f128mem, VR128,
|
|
|
|
memopv4f32, memopv2f64,
|
2010-07-07 01:33:38 +00:00
|
|
|
int_x86_sse41_round_ps, int_x86_sse41_round_pd>;
|
|
|
|
let Constraints = "$src1 = $dst" in
|
|
|
|
defm ROUND : sse41_fp_binop_rm<0x0A, 0x0B, "round",
|
|
|
|
int_x86_sse41_round_ss, int_x86_sse41_round_sd>;
|
2008-02-11 04:19:36 +00:00
|
|
|
|
2011-12-09 15:44:03 +00:00
|
|
|
def : Pat<(ffloor FR32:$src),
|
|
|
|
(ROUNDSSr (f32 (IMPLICIT_DEF)), FR32:$src, (i32 0x1))>;
|
|
|
|
def : Pat<(f64 (ffloor FR64:$src)),
|
|
|
|
(ROUNDSDr (f64 (IMPLICIT_DEF)), FR64:$src, (i32 0x1))>;
|
|
|
|
def : Pat<(f32 (fnearbyint FR32:$src)),
|
|
|
|
(ROUNDSSr (f32 (IMPLICIT_DEF)), FR32:$src, (i32 0xC))>;
|
|
|
|
def : Pat<(f64 (fnearbyint FR64:$src)),
|
|
|
|
(ROUNDSDr (f64 (IMPLICIT_DEF)), FR64:$src, (i32 0xC))>;
|
|
|
|
def : Pat<(f32 (fceil FR32:$src)),
|
|
|
|
(ROUNDSSr (f32 (IMPLICIT_DEF)), FR32:$src, (i32 0x2))>;
|
|
|
|
def : Pat<(f64 (fceil FR64:$src)),
|
|
|
|
(ROUNDSDr (f64 (IMPLICIT_DEF)), FR64:$src, (i32 0x2))>;
|
|
|
|
def : Pat<(f32 (frint FR32:$src)),
|
|
|
|
(ROUNDSSr (f32 (IMPLICIT_DEF)), FR32:$src, (i32 0x4))>;
|
|
|
|
def : Pat<(f64 (frint FR64:$src)),
|
|
|
|
(ROUNDSDr (f64 (IMPLICIT_DEF)), FR64:$src, (i32 0x4))>;
|
|
|
|
def : Pat<(f32 (ftrunc FR32:$src)),
|
|
|
|
(ROUNDSSr (f32 (IMPLICIT_DEF)), FR32:$src, (i32 0x3))>;
|
|
|
|
def : Pat<(f64 (ftrunc FR64:$src)),
|
|
|
|
(ROUNDSDr (f64 (IMPLICIT_DEF)), FR64:$src, (i32 0x3))>;
|
|
|
|
|
2010-07-21 23:53:50 +00:00
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
// SSE4.1 - Packed Bit Test
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
|
|
|
// ptest instruction we'll lower to this in X86ISelLowering primarily from
|
|
|
|
// the intel intrinsic that corresponds to this.
|
2011-04-29 05:40:18 +00:00
|
|
|
let Defs = [EFLAGS], Predicates = [HasAVX] in {
|
2010-07-21 23:53:50 +00:00
|
|
|
def VPTESTrr : SS48I<0x17, MRMSrcReg, (outs), (ins VR128:$src1, VR128:$src2),
|
2010-08-10 23:25:42 +00:00
|
|
|
"vptest\t{$src2, $src1|$src1, $src2}",
|
|
|
|
[(set EFLAGS, (X86ptest VR128:$src1, (v4f32 VR128:$src2)))]>,
|
|
|
|
OpSize, VEX;
|
|
|
|
def VPTESTrm : SS48I<0x17, MRMSrcMem, (outs), (ins VR128:$src1, f128mem:$src2),
|
|
|
|
"vptest\t{$src2, $src1|$src1, $src2}",
|
|
|
|
[(set EFLAGS,(X86ptest VR128:$src1, (memopv4f32 addr:$src2)))]>,
|
|
|
|
OpSize, VEX;
|
2010-07-21 23:53:50 +00:00
|
|
|
|
2010-08-10 23:25:42 +00:00
|
|
|
def VPTESTYrr : SS48I<0x17, MRMSrcReg, (outs), (ins VR256:$src1, VR256:$src2),
|
|
|
|
"vptest\t{$src2, $src1|$src1, $src2}",
|
|
|
|
[(set EFLAGS, (X86ptest VR256:$src1, (v4i64 VR256:$src2)))]>,
|
|
|
|
OpSize, VEX;
|
2010-07-21 23:53:50 +00:00
|
|
|
def VPTESTYrm : SS48I<0x17, MRMSrcMem, (outs), (ins VR256:$src1, i256mem:$src2),
|
2010-08-10 23:25:42 +00:00
|
|
|
"vptest\t{$src2, $src1|$src1, $src2}",
|
|
|
|
[(set EFLAGS,(X86ptest VR256:$src1, (memopv4i64 addr:$src2)))]>,
|
|
|
|
OpSize, VEX;
|
2010-07-21 23:53:50 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
let Defs = [EFLAGS] in {
|
|
|
|
def PTESTrr : SS48I<0x17, MRMSrcReg, (outs), (ins VR128:$src1, VR128:$src2),
|
2011-11-17 07:04:00 +00:00
|
|
|
"ptest\t{$src2, $src1|$src1, $src2}",
|
2010-08-10 23:25:42 +00:00
|
|
|
[(set EFLAGS, (X86ptest VR128:$src1, (v4f32 VR128:$src2)))]>,
|
2010-07-21 23:53:50 +00:00
|
|
|
OpSize;
|
2010-08-10 23:25:42 +00:00
|
|
|
def PTESTrm : SS48I<0x17, MRMSrcMem, (outs), (ins VR128:$src1, f128mem:$src2),
|
2011-11-17 07:04:00 +00:00
|
|
|
"ptest\t{$src2, $src1|$src1, $src2}",
|
2010-08-10 23:25:42 +00:00
|
|
|
[(set EFLAGS, (X86ptest VR128:$src1, (memopv4f32 addr:$src2)))]>,
|
2010-07-21 23:53:50 +00:00
|
|
|
OpSize;
|
|
|
|
}
|
|
|
|
|
|
|
|
// The bit test instructions below are AVX only
|
|
|
|
multiclass avx_bittest<bits<8> opc, string OpcodeStr, RegisterClass RC,
|
2010-08-10 23:25:42 +00:00
|
|
|
X86MemOperand x86memop, PatFrag mem_frag, ValueType vt> {
|
|
|
|
def rr : SS48I<opc, MRMSrcReg, (outs), (ins RC:$src1, RC:$src2),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $src1|$src1, $src2}"),
|
|
|
|
[(set EFLAGS, (X86testp RC:$src1, (vt RC:$src2)))]>, OpSize, VEX;
|
|
|
|
def rm : SS48I<opc, MRMSrcMem, (outs), (ins RC:$src1, x86memop:$src2),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $src1|$src1, $src2}"),
|
|
|
|
[(set EFLAGS, (X86testp RC:$src1, (mem_frag addr:$src2)))]>,
|
|
|
|
OpSize, VEX;
|
2010-07-21 23:53:50 +00:00
|
|
|
}
|
|
|
|
|
2011-04-29 05:40:18 +00:00
|
|
|
let Defs = [EFLAGS], Predicates = [HasAVX] in {
|
2011-11-16 07:30:46 +00:00
|
|
|
let ExeDomain = SSEPackedSingle in {
|
2010-08-10 23:25:42 +00:00
|
|
|
defm VTESTPS : avx_bittest<0x0E, "vtestps", VR128, f128mem, memopv4f32, v4f32>;
|
|
|
|
defm VTESTPSY : avx_bittest<0x0E, "vtestps", VR256, f256mem, memopv8f32, v8f32>;
|
2011-11-16 07:30:46 +00:00
|
|
|
}
|
|
|
|
let ExeDomain = SSEPackedDouble in {
|
2010-08-10 23:25:42 +00:00
|
|
|
defm VTESTPD : avx_bittest<0x0F, "vtestpd", VR128, f128mem, memopv2f64, v2f64>;
|
|
|
|
defm VTESTPDY : avx_bittest<0x0F, "vtestpd", VR256, f256mem, memopv4f64, v4f64>;
|
2010-07-21 23:53:50 +00:00
|
|
|
}
|
2011-11-16 07:30:46 +00:00
|
|
|
}
|
2010-07-21 23:53:50 +00:00
|
|
|
|
2010-07-07 01:33:38 +00:00
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
// SSE4.1 - Misc Instructions
|
|
|
|
//===----------------------------------------------------------------------===//
|
2008-02-11 04:19:36 +00:00
|
|
|
|
2011-10-11 07:13:09 +00:00
|
|
|
let Defs = [EFLAGS], Predicates = [HasPOPCNT] in {
|
|
|
|
def POPCNT16rr : I<0xB8, MRMSrcReg, (outs GR16:$dst), (ins GR16:$src),
|
|
|
|
"popcnt{w}\t{$src, $dst|$dst, $src}",
|
2011-10-13 06:18:52 +00:00
|
|
|
[(set GR16:$dst, (ctpop GR16:$src)), (implicit EFLAGS)]>,
|
|
|
|
OpSize, XS;
|
2011-10-11 07:13:09 +00:00
|
|
|
def POPCNT16rm : I<0xB8, MRMSrcMem, (outs GR16:$dst), (ins i16mem:$src),
|
|
|
|
"popcnt{w}\t{$src, $dst|$dst, $src}",
|
2011-10-13 06:18:52 +00:00
|
|
|
[(set GR16:$dst, (ctpop (loadi16 addr:$src))),
|
|
|
|
(implicit EFLAGS)]>, OpSize, XS;
|
2011-10-11 07:13:09 +00:00
|
|
|
|
|
|
|
def POPCNT32rr : I<0xB8, MRMSrcReg, (outs GR32:$dst), (ins GR32:$src),
|
|
|
|
"popcnt{l}\t{$src, $dst|$dst, $src}",
|
2011-10-13 06:18:52 +00:00
|
|
|
[(set GR32:$dst, (ctpop GR32:$src)), (implicit EFLAGS)]>,
|
|
|
|
XS;
|
2011-10-11 07:13:09 +00:00
|
|
|
def POPCNT32rm : I<0xB8, MRMSrcMem, (outs GR32:$dst), (ins i32mem:$src),
|
|
|
|
"popcnt{l}\t{$src, $dst|$dst, $src}",
|
2011-10-13 06:18:52 +00:00
|
|
|
[(set GR32:$dst, (ctpop (loadi32 addr:$src))),
|
|
|
|
(implicit EFLAGS)]>, XS;
|
2011-10-11 07:13:09 +00:00
|
|
|
|
|
|
|
def POPCNT64rr : RI<0xB8, MRMSrcReg, (outs GR64:$dst), (ins GR64:$src),
|
|
|
|
"popcnt{q}\t{$src, $dst|$dst, $src}",
|
2011-10-13 06:18:52 +00:00
|
|
|
[(set GR64:$dst, (ctpop GR64:$src)), (implicit EFLAGS)]>,
|
|
|
|
XS;
|
2011-10-11 07:13:09 +00:00
|
|
|
def POPCNT64rm : RI<0xB8, MRMSrcMem, (outs GR64:$dst), (ins i64mem:$src),
|
|
|
|
"popcnt{q}\t{$src, $dst|$dst, $src}",
|
2011-10-13 06:18:52 +00:00
|
|
|
[(set GR64:$dst, (ctpop (loadi64 addr:$src))),
|
|
|
|
(implicit EFLAGS)]>, XS;
|
2011-10-11 07:13:09 +00:00
|
|
|
}
|
2010-10-05 06:41:40 +00:00
|
|
|
|
|
|
|
|
|
|
|
|
2010-07-07 01:33:38 +00:00
|
|
|
// SS41I_unop_rm_int_v16 - SSE 4.1 unary operator whose type is v8i16.
|
|
|
|
multiclass SS41I_unop_rm_int_v16<bits<8> opc, string OpcodeStr,
|
|
|
|
Intrinsic IntId128> {
|
|
|
|
def rr128 : SS48I<opc, MRMSrcReg, (outs VR128:$dst),
|
|
|
|
(ins VR128:$src),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src, $dst|$dst, $src}"),
|
|
|
|
[(set VR128:$dst, (IntId128 VR128:$src))]>, OpSize;
|
|
|
|
def rm128 : SS48I<opc, MRMSrcMem, (outs VR128:$dst),
|
|
|
|
(ins i128mem:$src),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src, $dst|$dst, $src}"),
|
|
|
|
[(set VR128:$dst,
|
|
|
|
(IntId128
|
2011-12-06 09:04:59 +00:00
|
|
|
(bitconvert (memopv2i64 addr:$src))))]>, OpSize;
|
2008-02-09 23:46:37 +00:00
|
|
|
}
|
|
|
|
|
2011-04-29 05:40:18 +00:00
|
|
|
let Predicates = [HasAVX] in
|
2010-07-07 01:33:38 +00:00
|
|
|
defm VPHMINPOSUW : SS41I_unop_rm_int_v16 <0x41, "vphminposuw",
|
|
|
|
int_x86_sse41_phminposuw>, VEX;
|
|
|
|
defm PHMINPOSUW : SS41I_unop_rm_int_v16 <0x41, "phminposuw",
|
|
|
|
int_x86_sse41_phminposuw>;
|
2008-02-09 23:46:37 +00:00
|
|
|
|
2010-07-07 01:33:38 +00:00
|
|
|
/// SS41I_binop_rm_int - Simple SSE 4.1 binary operator
|
|
|
|
multiclass SS41I_binop_rm_int<bits<8> opc, string OpcodeStr,
|
|
|
|
Intrinsic IntId128, bit Is2Addr = 1> {
|
|
|
|
let isCommutable = 1 in
|
|
|
|
def rr : SS48I<opc, MRMSrcReg, (outs VR128:$dst),
|
|
|
|
(ins VR128:$src1, VR128:$src2),
|
|
|
|
!if(Is2Addr,
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $dst|$dst, $src2}"),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $src1, $dst|$dst, $src1, $src2}")),
|
|
|
|
[(set VR128:$dst, (IntId128 VR128:$src1, VR128:$src2))]>, OpSize;
|
|
|
|
def rm : SS48I<opc, MRMSrcMem, (outs VR128:$dst),
|
|
|
|
(ins VR128:$src1, i128mem:$src2),
|
|
|
|
!if(Is2Addr,
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $dst|$dst, $src2}"),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $src1, $dst|$dst, $src1, $src2}")),
|
|
|
|
[(set VR128:$dst,
|
|
|
|
(IntId128 VR128:$src1,
|
2011-12-06 09:04:59 +00:00
|
|
|
(bitconvert (memopv2i64 addr:$src2))))]>, OpSize;
|
2010-07-07 01:33:38 +00:00
|
|
|
}
|
2008-02-11 04:19:36 +00:00
|
|
|
|
2011-11-02 06:54:17 +00:00
|
|
|
/// SS41I_binop_rm_int - Simple SSE 4.1 binary operator
|
|
|
|
multiclass SS41I_binop_rm_int_y<bits<8> opc, string OpcodeStr,
|
|
|
|
Intrinsic IntId256> {
|
|
|
|
let isCommutable = 1 in
|
|
|
|
def Yrr : SS48I<opc, MRMSrcReg, (outs VR256:$dst),
|
|
|
|
(ins VR256:$src1, VR256:$src2),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
|
|
|
|
[(set VR256:$dst, (IntId256 VR256:$src1, VR256:$src2))]>, OpSize;
|
|
|
|
def Yrm : SS48I<opc, MRMSrcMem, (outs VR256:$dst),
|
|
|
|
(ins VR256:$src1, i256mem:$src2),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
|
|
|
|
[(set VR256:$dst,
|
|
|
|
(IntId256 VR256:$src1,
|
2011-12-06 09:04:59 +00:00
|
|
|
(bitconvert (memopv4i64 addr:$src2))))]>, OpSize;
|
2011-11-02 06:54:17 +00:00
|
|
|
}
|
|
|
|
|
2011-04-29 05:40:18 +00:00
|
|
|
let Predicates = [HasAVX] in {
|
2010-07-07 01:33:38 +00:00
|
|
|
let isCommutable = 0 in
|
|
|
|
defm VPACKUSDW : SS41I_binop_rm_int<0x2B, "vpackusdw", int_x86_sse41_packusdw,
|
|
|
|
0>, VEX_4V;
|
|
|
|
defm VPCMPEQQ : SS41I_binop_rm_int<0x29, "vpcmpeqq", int_x86_sse41_pcmpeqq,
|
|
|
|
0>, VEX_4V;
|
|
|
|
defm VPMINSB : SS41I_binop_rm_int<0x38, "vpminsb", int_x86_sse41_pminsb,
|
|
|
|
0>, VEX_4V;
|
|
|
|
defm VPMINSD : SS41I_binop_rm_int<0x39, "vpminsd", int_x86_sse41_pminsd,
|
|
|
|
0>, VEX_4V;
|
|
|
|
defm VPMINUD : SS41I_binop_rm_int<0x3B, "vpminud", int_x86_sse41_pminud,
|
|
|
|
0>, VEX_4V;
|
|
|
|
defm VPMINUW : SS41I_binop_rm_int<0x3A, "vpminuw", int_x86_sse41_pminuw,
|
|
|
|
0>, VEX_4V;
|
|
|
|
defm VPMAXSB : SS41I_binop_rm_int<0x3C, "vpmaxsb", int_x86_sse41_pmaxsb,
|
|
|
|
0>, VEX_4V;
|
|
|
|
defm VPMAXSD : SS41I_binop_rm_int<0x3D, "vpmaxsd", int_x86_sse41_pmaxsd,
|
|
|
|
0>, VEX_4V;
|
|
|
|
defm VPMAXUD : SS41I_binop_rm_int<0x3F, "vpmaxud", int_x86_sse41_pmaxud,
|
|
|
|
0>, VEX_4V;
|
|
|
|
defm VPMAXUW : SS41I_binop_rm_int<0x3E, "vpmaxuw", int_x86_sse41_pmaxuw,
|
|
|
|
0>, VEX_4V;
|
|
|
|
defm VPMULDQ : SS41I_binop_rm_int<0x28, "vpmuldq", int_x86_sse41_pmuldq,
|
|
|
|
0>, VEX_4V;
|
2011-08-23 04:36:33 +00:00
|
|
|
|
|
|
|
def : Pat<(v2i64 (X86pcmpeqq VR128:$src1, VR128:$src2)),
|
|
|
|
(VPCMPEQQrr VR128:$src1, VR128:$src2)>;
|
|
|
|
def : Pat<(v2i64 (X86pcmpeqq VR128:$src1, (memop addr:$src2))),
|
|
|
|
(VPCMPEQQrm VR128:$src1, addr:$src2)>;
|
2008-02-09 01:38:08 +00:00
|
|
|
}
|
|
|
|
|
2011-11-02 06:54:17 +00:00
|
|
|
let Predicates = [HasAVX2] in {
|
|
|
|
let isCommutable = 0 in
|
|
|
|
defm VPACKUSDW : SS41I_binop_rm_int_y<0x2B, "vpackusdw",
|
|
|
|
int_x86_avx2_packusdw>, VEX_4V;
|
|
|
|
defm VPCMPEQQ : SS41I_binop_rm_int_y<0x29, "vpcmpeqq",
|
|
|
|
int_x86_avx2_pcmpeq_q>, VEX_4V;
|
|
|
|
defm VPMINSB : SS41I_binop_rm_int_y<0x38, "vpminsb",
|
|
|
|
int_x86_avx2_pmins_b>, VEX_4V;
|
|
|
|
defm VPMINSD : SS41I_binop_rm_int_y<0x39, "vpminsd",
|
|
|
|
int_x86_avx2_pmins_d>, VEX_4V;
|
|
|
|
defm VPMINUD : SS41I_binop_rm_int_y<0x3B, "vpminud",
|
|
|
|
int_x86_avx2_pminu_d>, VEX_4V;
|
|
|
|
defm VPMINUW : SS41I_binop_rm_int_y<0x3A, "vpminuw",
|
|
|
|
int_x86_avx2_pminu_w>, VEX_4V;
|
|
|
|
defm VPMAXSB : SS41I_binop_rm_int_y<0x3C, "vpmaxsb",
|
|
|
|
int_x86_avx2_pmaxs_b>, VEX_4V;
|
|
|
|
defm VPMAXSD : SS41I_binop_rm_int_y<0x3D, "vpmaxsd",
|
|
|
|
int_x86_avx2_pmaxs_d>, VEX_4V;
|
|
|
|
defm VPMAXUD : SS41I_binop_rm_int_y<0x3F, "vpmaxud",
|
|
|
|
int_x86_avx2_pmaxu_d>, VEX_4V;
|
|
|
|
defm VPMAXUW : SS41I_binop_rm_int_y<0x3E, "vpmaxuw",
|
|
|
|
int_x86_avx2_pmaxu_w>, VEX_4V;
|
|
|
|
defm VPMULDQ : SS41I_binop_rm_int_y<0x28, "vpmuldq",
|
|
|
|
int_x86_avx2_pmul_dq>, VEX_4V;
|
2011-11-09 08:06:13 +00:00
|
|
|
|
|
|
|
def : Pat<(v4i64 (X86pcmpeqq VR256:$src1, VR256:$src2)),
|
|
|
|
(VPCMPEQQYrr VR256:$src1, VR256:$src2)>;
|
|
|
|
def : Pat<(v4i64 (X86pcmpeqq VR256:$src1, (memop addr:$src2))),
|
|
|
|
(VPCMPEQQYrm VR256:$src1, addr:$src2)>;
|
2011-11-02 06:54:17 +00:00
|
|
|
}
|
|
|
|
|
2010-07-07 01:33:38 +00:00
|
|
|
let Constraints = "$src1 = $dst" in {
|
|
|
|
let isCommutable = 0 in
|
|
|
|
defm PACKUSDW : SS41I_binop_rm_int<0x2B, "packusdw", int_x86_sse41_packusdw>;
|
|
|
|
defm PCMPEQQ : SS41I_binop_rm_int<0x29, "pcmpeqq", int_x86_sse41_pcmpeqq>;
|
|
|
|
defm PMINSB : SS41I_binop_rm_int<0x38, "pminsb", int_x86_sse41_pminsb>;
|
|
|
|
defm PMINSD : SS41I_binop_rm_int<0x39, "pminsd", int_x86_sse41_pminsd>;
|
|
|
|
defm PMINUD : SS41I_binop_rm_int<0x3B, "pminud", int_x86_sse41_pminud>;
|
|
|
|
defm PMINUW : SS41I_binop_rm_int<0x3A, "pminuw", int_x86_sse41_pminuw>;
|
|
|
|
defm PMAXSB : SS41I_binop_rm_int<0x3C, "pmaxsb", int_x86_sse41_pmaxsb>;
|
|
|
|
defm PMAXSD : SS41I_binop_rm_int<0x3D, "pmaxsd", int_x86_sse41_pmaxsd>;
|
|
|
|
defm PMAXUD : SS41I_binop_rm_int<0x3F, "pmaxud", int_x86_sse41_pmaxud>;
|
|
|
|
defm PMAXUW : SS41I_binop_rm_int<0x3E, "pmaxuw", int_x86_sse41_pmaxuw>;
|
|
|
|
defm PMULDQ : SS41I_binop_rm_int<0x28, "pmuldq", int_x86_sse41_pmuldq>;
|
2008-02-09 01:38:08 +00:00
|
|
|
}
|
|
|
|
|
2011-11-16 07:30:46 +00:00
|
|
|
let Predicates = [HasSSE41] in {
|
|
|
|
def : Pat<(v2i64 (X86pcmpeqq VR128:$src1, VR128:$src2)),
|
|
|
|
(PCMPEQQrr VR128:$src1, VR128:$src2)>;
|
|
|
|
def : Pat<(v2i64 (X86pcmpeqq VR128:$src1, (memop addr:$src2))),
|
|
|
|
(PCMPEQQrm VR128:$src1, addr:$src2)>;
|
|
|
|
}
|
2008-08-08 18:30:21 +00:00
|
|
|
|
2010-07-07 01:33:38 +00:00
|
|
|
/// SS48I_binop_rm - Simple SSE41 binary operator.
|
|
|
|
multiclass SS48I_binop_rm<bits<8> opc, string OpcodeStr, SDNode OpNode,
|
2011-11-02 06:54:17 +00:00
|
|
|
ValueType OpVT, bit Is2Addr = 1> {
|
2010-07-07 01:33:38 +00:00
|
|
|
let isCommutable = 1 in
|
|
|
|
def rr : SS48I<opc, MRMSrcReg, (outs VR128:$dst),
|
|
|
|
(ins VR128:$src1, VR128:$src2),
|
|
|
|
!if(Is2Addr,
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $dst|$dst, $src2}"),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $src1, $dst|$dst, $src1, $src2}")),
|
|
|
|
[(set VR128:$dst, (OpVT (OpNode VR128:$src1, VR128:$src2)))]>,
|
|
|
|
OpSize;
|
|
|
|
def rm : SS48I<opc, MRMSrcMem, (outs VR128:$dst),
|
|
|
|
(ins VR128:$src1, i128mem:$src2),
|
|
|
|
!if(Is2Addr,
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $dst|$dst, $src2}"),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $src1, $dst|$dst, $src1, $src2}")),
|
|
|
|
[(set VR128:$dst, (OpNode VR128:$src1,
|
|
|
|
(bc_v4i32 (memopv2i64 addr:$src2))))]>,
|
|
|
|
OpSize;
|
2008-02-11 04:19:36 +00:00
|
|
|
}
|
|
|
|
|
2011-11-02 06:54:17 +00:00
|
|
|
/// SS48I_binop_rm - Simple SSE41 binary operator.
|
|
|
|
multiclass SS48I_binop_rm_y<bits<8> opc, string OpcodeStr, SDNode OpNode,
|
|
|
|
ValueType OpVT> {
|
|
|
|
let isCommutable = 1 in
|
|
|
|
def Yrr : SS48I<opc, MRMSrcReg, (outs VR256:$dst),
|
|
|
|
(ins VR256:$src1, VR256:$src2),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
|
|
|
|
[(set VR256:$dst, (OpVT (OpNode VR256:$src1, VR256:$src2)))]>,
|
|
|
|
OpSize;
|
|
|
|
def Yrm : SS48I<opc, MRMSrcMem, (outs VR256:$dst),
|
|
|
|
(ins VR256:$src1, i256mem:$src2),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
|
|
|
|
[(set VR256:$dst, (OpNode VR256:$src1,
|
|
|
|
(bc_v8i32 (memopv4i64 addr:$src2))))]>,
|
|
|
|
OpSize;
|
|
|
|
}
|
|
|
|
|
2011-04-29 05:40:18 +00:00
|
|
|
let Predicates = [HasAVX] in
|
2010-07-07 01:33:38 +00:00
|
|
|
defm VPMULLD : SS48I_binop_rm<0x40, "vpmulld", mul, v4i32, 0>, VEX_4V;
|
2011-11-02 06:54:17 +00:00
|
|
|
let Predicates = [HasAVX2] in
|
|
|
|
defm VPMULLD : SS48I_binop_rm_y<0x40, "vpmulld", mul, v8i32>, VEX_4V;
|
2010-07-07 01:01:13 +00:00
|
|
|
let Constraints = "$src1 = $dst" in
|
2010-07-07 01:33:38 +00:00
|
|
|
defm PMULLD : SS48I_binop_rm<0x40, "pmulld", mul, v4i32>;
|
2008-02-11 04:19:36 +00:00
|
|
|
|
2010-07-07 01:33:38 +00:00
|
|
|
/// SS41I_binop_rmi_int - SSE 4.1 binary operator with 8-bit immediate
|
|
|
|
multiclass SS41I_binop_rmi_int<bits<8> opc, string OpcodeStr,
|
2010-07-19 23:32:44 +00:00
|
|
|
Intrinsic IntId, RegisterClass RC, PatFrag memop_frag,
|
|
|
|
X86MemOperand x86memop, bit Is2Addr = 1> {
|
2010-07-07 01:33:38 +00:00
|
|
|
let isCommutable = 1 in
|
2010-07-19 23:32:44 +00:00
|
|
|
def rri : SS4AIi8<opc, MRMSrcReg, (outs RC:$dst),
|
2011-07-27 23:01:50 +00:00
|
|
|
(ins RC:$src1, RC:$src2, u32u8imm:$src3),
|
2010-07-07 01:33:38 +00:00
|
|
|
!if(Is2Addr,
|
|
|
|
!strconcat(OpcodeStr,
|
|
|
|
"\t{$src3, $src2, $dst|$dst, $src2, $src3}"),
|
|
|
|
!strconcat(OpcodeStr,
|
|
|
|
"\t{$src3, $src2, $src1, $dst|$dst, $src1, $src2, $src3}")),
|
2010-07-19 23:32:44 +00:00
|
|
|
[(set RC:$dst, (IntId RC:$src1, RC:$src2, imm:$src3))]>,
|
2010-07-07 01:33:38 +00:00
|
|
|
OpSize;
|
2010-07-19 23:32:44 +00:00
|
|
|
def rmi : SS4AIi8<opc, MRMSrcMem, (outs RC:$dst),
|
2011-07-27 23:01:50 +00:00
|
|
|
(ins RC:$src1, x86memop:$src2, u32u8imm:$src3),
|
2010-07-07 01:33:38 +00:00
|
|
|
!if(Is2Addr,
|
|
|
|
!strconcat(OpcodeStr,
|
|
|
|
"\t{$src3, $src2, $dst|$dst, $src2, $src3}"),
|
|
|
|
!strconcat(OpcodeStr,
|
|
|
|
"\t{$src3, $src2, $src1, $dst|$dst, $src1, $src2, $src3}")),
|
2010-07-19 23:32:44 +00:00
|
|
|
[(set RC:$dst,
|
|
|
|
(IntId RC:$src1,
|
|
|
|
(bitconvert (memop_frag addr:$src2)), imm:$src3))]>,
|
2010-07-07 01:33:38 +00:00
|
|
|
OpSize;
|
2008-02-11 04:19:36 +00:00
|
|
|
}
|
|
|
|
|
2011-04-29 05:40:18 +00:00
|
|
|
let Predicates = [HasAVX] in {
|
2010-07-07 01:33:38 +00:00
|
|
|
let isCommutable = 0 in {
|
2011-11-16 07:30:46 +00:00
|
|
|
let ExeDomain = SSEPackedSingle in {
|
|
|
|
defm VBLENDPS : SS41I_binop_rmi_int<0x0C, "vblendps", int_x86_sse41_blendps,
|
2011-12-07 08:30:53 +00:00
|
|
|
VR128, memopv4f32, i128mem, 0>, VEX_4V;
|
2011-11-16 07:30:46 +00:00
|
|
|
defm VBLENDPSY : SS41I_binop_rmi_int<0x0C, "vblendps",
|
2011-12-07 08:30:53 +00:00
|
|
|
int_x86_avx_blend_ps_256, VR256, memopv8f32, i256mem, 0>, VEX_4V;
|
2011-11-16 07:30:46 +00:00
|
|
|
}
|
|
|
|
let ExeDomain = SSEPackedDouble in {
|
|
|
|
defm VBLENDPD : SS41I_binop_rmi_int<0x0D, "vblendpd", int_x86_sse41_blendpd,
|
2011-12-07 08:30:53 +00:00
|
|
|
VR128, memopv2f64, i128mem, 0>, VEX_4V;
|
2011-11-16 07:30:46 +00:00
|
|
|
defm VBLENDPDY : SS41I_binop_rmi_int<0x0D, "vblendpd",
|
2011-12-07 08:30:53 +00:00
|
|
|
int_x86_avx_blend_pd_256, VR256, memopv4f64, i256mem, 0>, VEX_4V;
|
2011-11-16 07:30:46 +00:00
|
|
|
}
|
2010-07-07 01:33:38 +00:00
|
|
|
defm VPBLENDW : SS41I_binop_rmi_int<0x0E, "vpblendw", int_x86_sse41_pblendw,
|
2011-12-07 08:30:53 +00:00
|
|
|
VR128, memopv2i64, i128mem, 0>, VEX_4V;
|
2010-07-07 01:33:38 +00:00
|
|
|
defm VMPSADBW : SS41I_binop_rmi_int<0x42, "vmpsadbw", int_x86_sse41_mpsadbw,
|
2011-12-07 08:30:53 +00:00
|
|
|
VR128, memopv2i64, i128mem, 0>, VEX_4V;
|
2010-07-07 01:33:38 +00:00
|
|
|
}
|
2011-11-16 07:30:46 +00:00
|
|
|
let ExeDomain = SSEPackedSingle in
|
2010-07-07 01:33:38 +00:00
|
|
|
defm VDPPS : SS41I_binop_rmi_int<0x40, "vdpps", int_x86_sse41_dpps,
|
2011-12-07 08:30:53 +00:00
|
|
|
VR128, memopv4f32, i128mem, 0>, VEX_4V;
|
2011-11-16 07:30:46 +00:00
|
|
|
let ExeDomain = SSEPackedDouble in
|
2010-07-07 01:33:38 +00:00
|
|
|
defm VDPPD : SS41I_binop_rmi_int<0x41, "vdppd", int_x86_sse41_dppd,
|
2011-12-07 08:30:53 +00:00
|
|
|
VR128, memopv2f64, i128mem, 0>, VEX_4V;
|
2011-11-16 07:30:46 +00:00
|
|
|
let ExeDomain = SSEPackedSingle in
|
2010-08-10 01:43:16 +00:00
|
|
|
defm VDPPSY : SS41I_binop_rmi_int<0x40, "vdpps", int_x86_avx_dp_ps_256,
|
2011-12-07 08:30:53 +00:00
|
|
|
VR256, memopv8f32, i256mem, 0>, VEX_4V;
|
2010-07-07 01:33:38 +00:00
|
|
|
}
|
2010-07-07 01:01:13 +00:00
|
|
|
|
2011-11-02 06:54:17 +00:00
|
|
|
let Predicates = [HasAVX2] in {
|
|
|
|
let isCommutable = 0 in {
|
|
|
|
defm VPBLENDWY : SS41I_binop_rmi_int<0x0E, "vpblendw", int_x86_avx2_pblendw,
|
2011-12-07 08:30:53 +00:00
|
|
|
VR256, memopv4i64, i256mem, 0>, VEX_4V;
|
2011-11-02 06:54:17 +00:00
|
|
|
defm VMPSADBWY : SS41I_binop_rmi_int<0x42, "vmpsadbw", int_x86_avx2_mpsadbw,
|
2011-12-07 08:30:53 +00:00
|
|
|
VR256, memopv4i64, i256mem, 0>, VEX_4V;
|
2011-11-02 06:54:17 +00:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2010-07-07 01:33:38 +00:00
|
|
|
let Constraints = "$src1 = $dst" in {
|
|
|
|
let isCommutable = 0 in {
|
2011-11-16 07:30:46 +00:00
|
|
|
let ExeDomain = SSEPackedSingle in
|
2010-07-19 23:32:44 +00:00
|
|
|
defm BLENDPS : SS41I_binop_rmi_int<0x0C, "blendps", int_x86_sse41_blendps,
|
2011-12-07 08:30:53 +00:00
|
|
|
VR128, memopv4f32, i128mem>;
|
2011-11-16 07:30:46 +00:00
|
|
|
let ExeDomain = SSEPackedDouble in
|
2010-07-19 23:32:44 +00:00
|
|
|
defm BLENDPD : SS41I_binop_rmi_int<0x0D, "blendpd", int_x86_sse41_blendpd,
|
2011-12-07 08:30:53 +00:00
|
|
|
VR128, memopv2f64, i128mem>;
|
2010-07-19 23:32:44 +00:00
|
|
|
defm PBLENDW : SS41I_binop_rmi_int<0x0E, "pblendw", int_x86_sse41_pblendw,
|
2011-12-07 08:30:53 +00:00
|
|
|
VR128, memopv2i64, i128mem>;
|
2010-07-19 23:32:44 +00:00
|
|
|
defm MPSADBW : SS41I_binop_rmi_int<0x42, "mpsadbw", int_x86_sse41_mpsadbw,
|
2011-12-07 08:30:53 +00:00
|
|
|
VR128, memopv2i64, i128mem>;
|
2010-07-07 01:33:38 +00:00
|
|
|
}
|
2011-11-16 07:30:46 +00:00
|
|
|
let ExeDomain = SSEPackedSingle in
|
2010-07-19 23:32:44 +00:00
|
|
|
defm DPPS : SS41I_binop_rmi_int<0x40, "dpps", int_x86_sse41_dpps,
|
2011-12-07 08:30:53 +00:00
|
|
|
VR128, memopv4f32, i128mem>;
|
2011-11-16 07:30:46 +00:00
|
|
|
let ExeDomain = SSEPackedDouble in
|
2010-07-19 23:32:44 +00:00
|
|
|
defm DPPD : SS41I_binop_rmi_int<0x41, "dppd", int_x86_sse41_dppd,
|
2011-12-07 08:30:53 +00:00
|
|
|
VR128, memopv2f64, i128mem>;
|
2010-07-07 01:01:13 +00:00
|
|
|
}
|
|
|
|
|
2010-07-07 01:33:38 +00:00
|
|
|
/// SS41I_quaternary_int_avx - AVX SSE 4.1 with 4 operators
|
2010-07-19 23:32:44 +00:00
|
|
|
multiclass SS41I_quaternary_int_avx<bits<8> opc, string OpcodeStr,
|
2010-07-30 19:54:33 +00:00
|
|
|
RegisterClass RC, X86MemOperand x86memop,
|
|
|
|
PatFrag mem_frag, Intrinsic IntId> {
|
2011-12-15 23:46:18 +00:00
|
|
|
def rr : Ii8<opc, MRMSrcReg, (outs RC:$dst),
|
2010-07-19 23:32:44 +00:00
|
|
|
(ins RC:$src1, RC:$src2, RC:$src3),
|
|
|
|
!strconcat(OpcodeStr,
|
|
|
|
"\t{$src3, $src2, $src1, $dst|$dst, $src1, $src2, $src3}"),
|
2010-07-30 19:54:33 +00:00
|
|
|
[(set RC:$dst, (IntId RC:$src1, RC:$src2, RC:$src3))],
|
|
|
|
SSEPackedInt>, OpSize, TA, VEX_4V, VEX_I8IMM;
|
2008-02-11 04:19:36 +00:00
|
|
|
|
2011-12-15 23:46:18 +00:00
|
|
|
def rm : Ii8<opc, MRMSrcMem, (outs RC:$dst),
|
2010-07-19 23:32:44 +00:00
|
|
|
(ins RC:$src1, x86memop:$src2, RC:$src3),
|
|
|
|
!strconcat(OpcodeStr,
|
|
|
|
"\t{$src3, $src2, $src1, $dst|$dst, $src1, $src2, $src3}"),
|
2010-07-30 19:54:33 +00:00
|
|
|
[(set RC:$dst,
|
|
|
|
(IntId RC:$src1, (bitconvert (mem_frag addr:$src2)),
|
|
|
|
RC:$src3))],
|
|
|
|
SSEPackedInt>, OpSize, TA, VEX_4V, VEX_I8IMM;
|
2008-02-11 04:19:36 +00:00
|
|
|
}
|
2010-07-19 23:32:44 +00:00
|
|
|
|
2011-11-02 06:54:17 +00:00
|
|
|
let Predicates = [HasAVX] in {
|
2011-11-16 07:30:46 +00:00
|
|
|
let ExeDomain = SSEPackedDouble in {
|
2010-07-30 19:54:33 +00:00
|
|
|
defm VBLENDVPD : SS41I_quaternary_int_avx<0x4B, "vblendvpd", VR128, i128mem,
|
2011-12-07 08:30:53 +00:00
|
|
|
memopv2f64, int_x86_sse41_blendvpd>;
|
2010-07-30 19:54:33 +00:00
|
|
|
defm VBLENDVPDY : SS41I_quaternary_int_avx<0x4B, "vblendvpd", VR256, i256mem,
|
2011-12-07 08:30:53 +00:00
|
|
|
memopv4f64, int_x86_avx_blendv_pd_256>;
|
2011-11-16 07:30:46 +00:00
|
|
|
} // ExeDomain = SSEPackedDouble
|
|
|
|
let ExeDomain = SSEPackedSingle in {
|
|
|
|
defm VBLENDVPS : SS41I_quaternary_int_avx<0x4A, "vblendvps", VR128, i128mem,
|
2011-12-07 08:30:53 +00:00
|
|
|
memopv4f32, int_x86_sse41_blendvps>;
|
2010-07-30 19:54:33 +00:00
|
|
|
defm VBLENDVPSY : SS41I_quaternary_int_avx<0x4A, "vblendvps", VR256, i256mem,
|
2011-12-07 08:30:53 +00:00
|
|
|
memopv8f32, int_x86_avx_blendv_ps_256>;
|
2011-11-16 07:30:46 +00:00
|
|
|
} // ExeDomain = SSEPackedSingle
|
|
|
|
defm VPBLENDVB : SS41I_quaternary_int_avx<0x4C, "vpblendvb", VR128, i128mem,
|
2011-12-07 08:30:53 +00:00
|
|
|
memopv2i64, int_x86_sse41_pblendvb>;
|
2011-11-02 06:54:17 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
let Predicates = [HasAVX2] in {
|
|
|
|
defm VPBLENDVBY : SS41I_quaternary_int_avx<0x4C, "vpblendvb", VR256, i256mem,
|
2011-12-07 08:30:53 +00:00
|
|
|
memopv4i64, int_x86_avx2_pblendvb>;
|
2011-11-02 06:54:17 +00:00
|
|
|
}
|
2008-03-16 21:14:46 +00:00
|
|
|
|
2011-09-08 18:05:08 +00:00
|
|
|
let Predicates = [HasAVX] in {
|
2011-09-12 19:30:33 +00:00
|
|
|
def : Pat<(v16i8 (vselect (v16i8 VR128:$mask), (v16i8 VR128:$src1),
|
|
|
|
(v16i8 VR128:$src2))),
|
2011-09-13 19:56:38 +00:00
|
|
|
(VPBLENDVBrr VR128:$src2, VR128:$src1, VR128:$mask)>;
|
2011-09-12 19:30:33 +00:00
|
|
|
def : Pat<(v4i32 (vselect (v4i32 VR128:$mask), (v4i32 VR128:$src1),
|
|
|
|
(v4i32 VR128:$src2))),
|
2011-09-13 19:56:38 +00:00
|
|
|
(VBLENDVPSrr VR128:$src2, VR128:$src1, VR128:$mask)>;
|
2011-09-12 19:30:33 +00:00
|
|
|
def : Pat<(v4f32 (vselect (v4i32 VR128:$mask), (v4f32 VR128:$src1),
|
|
|
|
(v4f32 VR128:$src2))),
|
2011-09-13 19:56:38 +00:00
|
|
|
(VBLENDVPSrr VR128:$src2, VR128:$src1, VR128:$mask)>;
|
2011-09-12 19:30:33 +00:00
|
|
|
def : Pat<(v2i64 (vselect (v2i64 VR128:$mask), (v2i64 VR128:$src1),
|
|
|
|
(v2i64 VR128:$src2))),
|
2011-09-13 19:56:38 +00:00
|
|
|
(VBLENDVPDrr VR128:$src2, VR128:$src1, VR128:$mask)>;
|
2011-09-12 19:30:33 +00:00
|
|
|
def : Pat<(v2f64 (vselect (v2i64 VR128:$mask), (v2f64 VR128:$src1),
|
|
|
|
(v2f64 VR128:$src2))),
|
2011-09-13 19:56:38 +00:00
|
|
|
(VBLENDVPDrr VR128:$src2, VR128:$src1, VR128:$mask)>;
|
2011-09-12 19:30:33 +00:00
|
|
|
def : Pat<(v8i32 (vselect (v8i32 VR256:$mask), (v8i32 VR256:$src1),
|
|
|
|
(v8i32 VR256:$src2))),
|
2011-09-13 19:56:38 +00:00
|
|
|
(VBLENDVPSYrr VR256:$src2, VR256:$src1, VR256:$mask)>;
|
2011-09-12 19:30:33 +00:00
|
|
|
def : Pat<(v8f32 (vselect (v8i32 VR256:$mask), (v8f32 VR256:$src1),
|
|
|
|
(v8f32 VR256:$src2))),
|
2011-09-13 19:56:38 +00:00
|
|
|
(VBLENDVPSYrr VR256:$src2, VR256:$src1, VR256:$mask)>;
|
2011-09-12 19:30:33 +00:00
|
|
|
def : Pat<(v4i64 (vselect (v4i64 VR256:$mask), (v4i64 VR256:$src1),
|
|
|
|
(v4i64 VR256:$src2))),
|
2011-09-13 19:56:38 +00:00
|
|
|
(VBLENDVPDYrr VR256:$src2, VR256:$src1, VR256:$mask)>;
|
2011-09-12 19:30:33 +00:00
|
|
|
def : Pat<(v4f64 (vselect (v4i64 VR256:$mask), (v4f64 VR256:$src1),
|
|
|
|
(v4f64 VR256:$src2))),
|
2011-09-13 19:56:38 +00:00
|
|
|
(VBLENDVPDYrr VR256:$src2, VR256:$src1, VR256:$mask)>;
|
2011-09-08 18:05:08 +00:00
|
|
|
}
|
2011-09-03 00:47:05 +00:00
|
|
|
|
2011-11-09 13:21:28 +00:00
|
|
|
let Predicates = [HasAVX2] in {
|
|
|
|
def : Pat<(v32i8 (vselect (v32i8 VR256:$mask), (v32i8 VR256:$src1),
|
|
|
|
(v32i8 VR256:$src2))),
|
|
|
|
(VPBLENDVBYrr VR256:$src2, VR256:$src1, VR256:$mask)>;
|
|
|
|
}
|
|
|
|
|
2010-07-07 01:33:38 +00:00
|
|
|
/// SS41I_ternary_int - SSE 4.1 ternary operator
|
|
|
|
let Uses = [XMM0], Constraints = "$src1 = $dst" in {
|
2011-12-07 08:30:53 +00:00
|
|
|
multiclass SS41I_ternary_int<bits<8> opc, string OpcodeStr, PatFrag mem_frag,
|
|
|
|
Intrinsic IntId> {
|
2010-07-07 01:33:38 +00:00
|
|
|
def rr0 : SS48I<opc, MRMSrcReg, (outs VR128:$dst),
|
|
|
|
(ins VR128:$src1, VR128:$src2),
|
|
|
|
!strconcat(OpcodeStr,
|
2011-05-03 01:28:32 +00:00
|
|
|
"\t{$src2, $dst|$dst, $src2}"),
|
2010-07-07 01:33:38 +00:00
|
|
|
[(set VR128:$dst, (IntId VR128:$src1, VR128:$src2, XMM0))]>,
|
|
|
|
OpSize;
|
|
|
|
|
|
|
|
def rm0 : SS48I<opc, MRMSrcMem, (outs VR128:$dst),
|
|
|
|
(ins VR128:$src1, i128mem:$src2),
|
|
|
|
!strconcat(OpcodeStr,
|
2011-05-03 01:28:32 +00:00
|
|
|
"\t{$src2, $dst|$dst, $src2}"),
|
2010-07-07 01:33:38 +00:00
|
|
|
[(set VR128:$dst,
|
|
|
|
(IntId VR128:$src1,
|
2011-12-07 08:30:53 +00:00
|
|
|
(bitconvert (mem_frag addr:$src2)), XMM0))]>, OpSize;
|
2010-07-07 01:33:38 +00:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2011-11-16 07:30:46 +00:00
|
|
|
let ExeDomain = SSEPackedDouble in
|
2011-12-07 08:30:53 +00:00
|
|
|
defm BLENDVPD : SS41I_ternary_int<0x15, "blendvpd", memopv2f64,
|
|
|
|
int_x86_sse41_blendvpd>;
|
2011-11-16 07:30:46 +00:00
|
|
|
let ExeDomain = SSEPackedSingle in
|
2011-12-07 08:30:53 +00:00
|
|
|
defm BLENDVPS : SS41I_ternary_int<0x14, "blendvps", memopv4f32,
|
|
|
|
int_x86_sse41_blendvps>;
|
|
|
|
defm PBLENDVB : SS41I_ternary_int<0x10, "pblendvb", memopv2i64,
|
|
|
|
int_x86_sse41_pblendvb>;
|
2009-07-24 00:33:09 +00:00
|
|
|
|
2011-09-08 18:05:08 +00:00
|
|
|
let Predicates = [HasSSE41] in {
|
2011-09-12 19:30:33 +00:00
|
|
|
def : Pat<(v16i8 (vselect (v16i8 XMM0), (v16i8 VR128:$src1),
|
|
|
|
(v16i8 VR128:$src2))),
|
2011-09-13 19:56:38 +00:00
|
|
|
(PBLENDVBrr0 VR128:$src2, VR128:$src1)>;
|
2011-09-12 19:30:33 +00:00
|
|
|
def : Pat<(v4i32 (vselect (v4i32 XMM0), (v4i32 VR128:$src1),
|
|
|
|
(v4i32 VR128:$src2))),
|
2011-09-13 19:56:38 +00:00
|
|
|
(BLENDVPSrr0 VR128:$src2, VR128:$src1)>;
|
2011-09-12 19:30:33 +00:00
|
|
|
def : Pat<(v4f32 (vselect (v4i32 XMM0), (v4f32 VR128:$src1),
|
|
|
|
(v4f32 VR128:$src2))),
|
2011-09-13 19:56:38 +00:00
|
|
|
(BLENDVPSrr0 VR128:$src2, VR128:$src1)>;
|
2011-09-12 19:30:33 +00:00
|
|
|
def : Pat<(v2i64 (vselect (v2i64 XMM0), (v2i64 VR128:$src1),
|
|
|
|
(v2i64 VR128:$src2))),
|
2011-09-13 19:56:38 +00:00
|
|
|
(BLENDVPDrr0 VR128:$src2, VR128:$src1)>;
|
2011-09-12 19:30:33 +00:00
|
|
|
def : Pat<(v2f64 (vselect (v2i64 XMM0), (v2f64 VR128:$src1),
|
|
|
|
(v2f64 VR128:$src2))),
|
2011-09-13 19:56:38 +00:00
|
|
|
(BLENDVPDrr0 VR128:$src2, VR128:$src1)>;
|
2011-09-08 18:05:08 +00:00
|
|
|
}
|
2010-12-20 22:04:24 +00:00
|
|
|
|
2011-04-29 05:40:18 +00:00
|
|
|
let Predicates = [HasAVX] in
|
2010-07-07 01:14:56 +00:00
|
|
|
def VMOVNTDQArm : SS48I<0x2A, MRMSrcMem, (outs VR128:$dst), (ins i128mem:$src),
|
|
|
|
"vmovntdqa\t{$src, $dst|$dst, $src}",
|
|
|
|
[(set VR128:$dst, (int_x86_sse41_movntdqa addr:$src))]>,
|
|
|
|
OpSize, VEX;
|
2011-11-02 06:54:17 +00:00
|
|
|
let Predicates = [HasAVX2] in
|
|
|
|
def VMOVNTDQAYrm : SS48I<0x2A, MRMSrcMem, (outs VR256:$dst), (ins i256mem:$src),
|
|
|
|
"vmovntdqa\t{$src, $dst|$dst, $src}",
|
|
|
|
[(set VR256:$dst, (int_x86_avx2_movntdqa addr:$src))]>,
|
|
|
|
OpSize, VEX;
|
2008-03-16 21:14:46 +00:00
|
|
|
def MOVNTDQArm : SS48I<0x2A, MRMSrcMem, (outs VR128:$dst), (ins i128mem:$src),
|
|
|
|
"movntdqa\t{$src, $dst|$dst, $src}",
|
2010-02-10 00:10:31 +00:00
|
|
|
[(set VR128:$dst, (int_x86_sse41_movntdqa addr:$src))]>,
|
|
|
|
OpSize;
|
2008-07-17 16:51:19 +00:00
|
|
|
|
2009-08-18 22:50:32 +00:00
|
|
|
//===----------------------------------------------------------------------===//
|
2010-07-07 03:39:29 +00:00
|
|
|
// SSE4.2 - Compare Instructions
|
2009-08-18 22:50:32 +00:00
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
2008-07-17 16:51:19 +00:00
|
|
|
/// SS42I_binop_rm_int - Simple SSE 4.2 binary operator
|
2010-07-07 03:39:29 +00:00
|
|
|
multiclass SS42I_binop_rm_int<bits<8> opc, string OpcodeStr,
|
|
|
|
Intrinsic IntId128, bit Is2Addr = 1> {
|
|
|
|
def rr : SS428I<opc, MRMSrcReg, (outs VR128:$dst),
|
|
|
|
(ins VR128:$src1, VR128:$src2),
|
|
|
|
!if(Is2Addr,
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $dst|$dst, $src2}"),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $src1, $dst|$dst, $src1, $src2}")),
|
|
|
|
[(set VR128:$dst, (IntId128 VR128:$src1, VR128:$src2))]>,
|
|
|
|
OpSize;
|
|
|
|
def rm : SS428I<opc, MRMSrcMem, (outs VR128:$dst),
|
|
|
|
(ins VR128:$src1, i128mem:$src2),
|
|
|
|
!if(Is2Addr,
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $dst|$dst, $src2}"),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $src1, $dst|$dst, $src1, $src2}")),
|
|
|
|
[(set VR128:$dst,
|
2011-12-07 08:30:53 +00:00
|
|
|
(IntId128 VR128:$src1, (memopv2i64 addr:$src2)))]>, OpSize;
|
2008-07-17 16:51:19 +00:00
|
|
|
}
|
|
|
|
|
2011-11-02 06:54:17 +00:00
|
|
|
/// SS42I_binop_rm_int - Simple SSE 4.2 binary operator
|
|
|
|
multiclass SS42I_binop_rm_int_y<bits<8> opc, string OpcodeStr,
|
|
|
|
Intrinsic IntId256> {
|
|
|
|
def Yrr : SS428I<opc, MRMSrcReg, (outs VR256:$dst),
|
|
|
|
(ins VR256:$src1, VR256:$src2),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
|
|
|
|
[(set VR256:$dst, (IntId256 VR256:$src1, VR256:$src2))]>,
|
|
|
|
OpSize;
|
|
|
|
def Yrm : SS428I<opc, MRMSrcMem, (outs VR256:$dst),
|
|
|
|
(ins VR256:$src1, i256mem:$src2),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
|
|
|
|
[(set VR256:$dst,
|
2011-12-07 08:30:53 +00:00
|
|
|
(IntId256 VR256:$src1, (memopv4i64 addr:$src2)))]>, OpSize;
|
2011-11-02 06:54:17 +00:00
|
|
|
}
|
|
|
|
|
2011-08-23 04:36:33 +00:00
|
|
|
let Predicates = [HasAVX] in {
|
2010-07-07 03:39:29 +00:00
|
|
|
defm VPCMPGTQ : SS42I_binop_rm_int<0x37, "vpcmpgtq", int_x86_sse42_pcmpgtq,
|
|
|
|
0>, VEX_4V;
|
2011-08-23 04:36:33 +00:00
|
|
|
|
|
|
|
def : Pat<(v2i64 (X86pcmpgtq VR128:$src1, VR128:$src2)),
|
|
|
|
(VPCMPGTQrr VR128:$src1, VR128:$src2)>;
|
|
|
|
def : Pat<(v2i64 (X86pcmpgtq VR128:$src1, (memop addr:$src2))),
|
|
|
|
(VPCMPGTQrm VR128:$src1, addr:$src2)>;
|
|
|
|
}
|
|
|
|
|
2011-11-02 06:54:17 +00:00
|
|
|
let Predicates = [HasAVX2] in {
|
|
|
|
defm VPCMPGTQ : SS42I_binop_rm_int_y<0x37, "vpcmpgtq", int_x86_avx2_pcmpgt_q>,
|
|
|
|
VEX_4V;
|
2011-11-09 08:06:13 +00:00
|
|
|
|
|
|
|
def : Pat<(v4i64 (X86pcmpgtq VR256:$src1, VR256:$src2)),
|
|
|
|
(VPCMPGTQYrr VR256:$src1, VR256:$src2)>;
|
|
|
|
def : Pat<(v4i64 (X86pcmpgtq VR256:$src1, (memop addr:$src2))),
|
|
|
|
(VPCMPGTQYrm VR256:$src1, addr:$src2)>;
|
2011-11-02 06:54:17 +00:00
|
|
|
}
|
|
|
|
|
2010-07-07 03:39:29 +00:00
|
|
|
let Constraints = "$src1 = $dst" in
|
|
|
|
defm PCMPGTQ : SS42I_binop_rm_int<0x37, "pcmpgtq", int_x86_sse42_pcmpgtq>;
|
2008-07-17 16:51:19 +00:00
|
|
|
|
2011-11-16 07:30:46 +00:00
|
|
|
let Predicates = [HasSSE42] in {
|
|
|
|
def : Pat<(v2i64 (X86pcmpgtq VR128:$src1, VR128:$src2)),
|
|
|
|
(PCMPGTQrr VR128:$src1, VR128:$src2)>;
|
|
|
|
def : Pat<(v2i64 (X86pcmpgtq VR128:$src1, (memop addr:$src2))),
|
|
|
|
(PCMPGTQrm VR128:$src1, addr:$src2)>;
|
|
|
|
}
|
2009-08-08 21:55:08 +00:00
|
|
|
|
2010-07-07 03:39:29 +00:00
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
// SSE4.2 - String/text Processing Instructions
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
|
|
|
// Packed Compare Implicit Length Strings, Return Mask
|
2010-07-30 19:54:33 +00:00
|
|
|
multiclass pseudo_pcmpistrm<string asm> {
|
2010-11-30 08:57:23 +00:00
|
|
|
def REG : PseudoI<(outs VR128:$dst),
|
|
|
|
(ins VR128:$src1, VR128:$src2, i8imm:$src3),
|
2010-07-07 03:39:29 +00:00
|
|
|
[(set VR128:$dst, (int_x86_sse42_pcmpistrm128 VR128:$src1, VR128:$src2,
|
2010-07-30 19:54:33 +00:00
|
|
|
imm:$src3))]>;
|
2010-11-30 08:57:23 +00:00
|
|
|
def MEM : PseudoI<(outs VR128:$dst),
|
|
|
|
(ins VR128:$src1, i128mem:$src2, i8imm:$src3),
|
2010-07-07 03:39:29 +00:00
|
|
|
[(set VR128:$dst, (int_x86_sse42_pcmpistrm128
|
2010-07-30 19:54:33 +00:00
|
|
|
VR128:$src1, (load addr:$src2), imm:$src3))]>;
|
|
|
|
}
|
|
|
|
|
|
|
|
let Defs = [EFLAGS], usesCustomInserter = 1 in {
|
|
|
|
defm PCMPISTRM128 : pseudo_pcmpistrm<"#PCMPISTRM128">, Requires<[HasSSE42]>;
|
|
|
|
defm VPCMPISTRM128 : pseudo_pcmpistrm<"#VPCMPISTRM128">, Requires<[HasAVX]>;
|
2010-07-07 03:39:29 +00:00
|
|
|
}
|
|
|
|
|
2011-11-14 06:46:21 +00:00
|
|
|
let Defs = [XMM0, EFLAGS], neverHasSideEffects = 1, Predicates = [HasAVX] in {
|
2010-07-07 03:39:29 +00:00
|
|
|
def VPCMPISTRM128rr : SS42AI<0x62, MRMSrcReg, (outs),
|
|
|
|
(ins VR128:$src1, VR128:$src2, i8imm:$src3),
|
|
|
|
"vpcmpistrm\t{$src3, $src2, $src1|$src1, $src2, $src3}", []>, OpSize, VEX;
|
2011-11-14 06:46:21 +00:00
|
|
|
let mayLoad = 1 in
|
2010-07-07 03:39:29 +00:00
|
|
|
def VPCMPISTRM128rm : SS42AI<0x62, MRMSrcMem, (outs),
|
|
|
|
(ins VR128:$src1, i128mem:$src2, i8imm:$src3),
|
|
|
|
"vpcmpistrm\t{$src3, $src2, $src1|$src1, $src2, $src3}", []>, OpSize, VEX;
|
|
|
|
}
|
|
|
|
|
2011-11-14 06:46:21 +00:00
|
|
|
let Defs = [XMM0, EFLAGS], neverHasSideEffects = 1 in {
|
2010-07-07 03:39:29 +00:00
|
|
|
def PCMPISTRM128rr : SS42AI<0x62, MRMSrcReg, (outs),
|
|
|
|
(ins VR128:$src1, VR128:$src2, i8imm:$src3),
|
|
|
|
"pcmpistrm\t{$src3, $src2, $src1|$src1, $src2, $src3}", []>, OpSize;
|
2011-11-14 06:46:21 +00:00
|
|
|
let mayLoad = 1 in
|
2010-07-07 03:39:29 +00:00
|
|
|
def PCMPISTRM128rm : SS42AI<0x62, MRMSrcMem, (outs),
|
|
|
|
(ins VR128:$src1, i128mem:$src2, i8imm:$src3),
|
|
|
|
"pcmpistrm\t{$src3, $src2, $src1|$src1, $src2, $src3}", []>, OpSize;
|
|
|
|
}
|
|
|
|
|
|
|
|
// Packed Compare Explicit Length Strings, Return Mask
|
2010-07-30 19:54:33 +00:00
|
|
|
multiclass pseudo_pcmpestrm<string asm> {
|
2010-11-30 08:57:23 +00:00
|
|
|
def REG : PseudoI<(outs VR128:$dst),
|
|
|
|
(ins VR128:$src1, VR128:$src3, i8imm:$src5),
|
2010-07-30 19:54:33 +00:00
|
|
|
[(set VR128:$dst, (int_x86_sse42_pcmpestrm128
|
|
|
|
VR128:$src1, EAX, VR128:$src3, EDX, imm:$src5))]>;
|
2010-11-30 08:57:23 +00:00
|
|
|
def MEM : PseudoI<(outs VR128:$dst),
|
|
|
|
(ins VR128:$src1, i128mem:$src3, i8imm:$src5),
|
2010-07-07 03:39:29 +00:00
|
|
|
[(set VR128:$dst, (int_x86_sse42_pcmpestrm128
|
2010-07-30 19:54:33 +00:00
|
|
|
VR128:$src1, EAX, (load addr:$src3), EDX, imm:$src5))]>;
|
|
|
|
}
|
|
|
|
|
|
|
|
let Defs = [EFLAGS], Uses = [EAX, EDX], usesCustomInserter = 1 in {
|
|
|
|
defm PCMPESTRM128 : pseudo_pcmpestrm<"#PCMPESTRM128">, Requires<[HasSSE42]>;
|
|
|
|
defm VPCMPESTRM128 : pseudo_pcmpestrm<"#VPCMPESTRM128">, Requires<[HasAVX]>;
|
2010-07-07 03:39:29 +00:00
|
|
|
}
|
|
|
|
|
2011-04-29 05:40:18 +00:00
|
|
|
let Predicates = [HasAVX],
|
2011-11-14 06:46:21 +00:00
|
|
|
Defs = [XMM0, EFLAGS], Uses = [EAX, EDX], neverHasSideEffects = 1 in {
|
2010-07-07 03:39:29 +00:00
|
|
|
def VPCMPESTRM128rr : SS42AI<0x60, MRMSrcReg, (outs),
|
|
|
|
(ins VR128:$src1, VR128:$src3, i8imm:$src5),
|
|
|
|
"vpcmpestrm\t{$src5, $src3, $src1|$src1, $src3, $src5}", []>, OpSize, VEX;
|
2011-11-14 06:46:21 +00:00
|
|
|
let mayLoad = 1 in
|
2010-07-07 03:39:29 +00:00
|
|
|
def VPCMPESTRM128rm : SS42AI<0x60, MRMSrcMem, (outs),
|
|
|
|
(ins VR128:$src1, i128mem:$src3, i8imm:$src5),
|
|
|
|
"vpcmpestrm\t{$src5, $src3, $src1|$src1, $src3, $src5}", []>, OpSize, VEX;
|
|
|
|
}
|
|
|
|
|
2011-11-14 06:46:21 +00:00
|
|
|
let Defs = [XMM0, EFLAGS], Uses = [EAX, EDX], neverHasSideEffects = 1 in {
|
2010-07-07 03:39:29 +00:00
|
|
|
def PCMPESTRM128rr : SS42AI<0x60, MRMSrcReg, (outs),
|
|
|
|
(ins VR128:$src1, VR128:$src3, i8imm:$src5),
|
|
|
|
"pcmpestrm\t{$src5, $src3, $src1|$src1, $src3, $src5}", []>, OpSize;
|
2011-11-14 06:46:21 +00:00
|
|
|
let mayLoad = 1 in
|
2010-07-07 03:39:29 +00:00
|
|
|
def PCMPESTRM128rm : SS42AI<0x60, MRMSrcMem, (outs),
|
|
|
|
(ins VR128:$src1, i128mem:$src3, i8imm:$src5),
|
|
|
|
"pcmpestrm\t{$src5, $src3, $src1|$src1, $src3, $src5}", []>, OpSize;
|
|
|
|
}
|
|
|
|
|
|
|
|
// Packed Compare Implicit Length Strings, Return Index
|
|
|
|
let Defs = [ECX, EFLAGS] in {
|
|
|
|
multiclass SS42AI_pcmpistri<Intrinsic IntId128, string asm = "pcmpistri"> {
|
|
|
|
def rr : SS42AI<0x63, MRMSrcReg, (outs),
|
|
|
|
(ins VR128:$src1, VR128:$src2, i8imm:$src3),
|
|
|
|
!strconcat(asm, "\t{$src3, $src2, $src1|$src1, $src2, $src3}"),
|
|
|
|
[(set ECX, (IntId128 VR128:$src1, VR128:$src2, imm:$src3)),
|
|
|
|
(implicit EFLAGS)]>, OpSize;
|
|
|
|
def rm : SS42AI<0x63, MRMSrcMem, (outs),
|
|
|
|
(ins VR128:$src1, i128mem:$src2, i8imm:$src3),
|
|
|
|
!strconcat(asm, "\t{$src3, $src2, $src1|$src1, $src2, $src3}"),
|
|
|
|
[(set ECX, (IntId128 VR128:$src1, (load addr:$src2), imm:$src3)),
|
|
|
|
(implicit EFLAGS)]>, OpSize;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2011-04-29 05:40:18 +00:00
|
|
|
let Predicates = [HasAVX] in {
|
2010-07-07 03:39:29 +00:00
|
|
|
defm VPCMPISTRI : SS42AI_pcmpistri<int_x86_sse42_pcmpistri128, "vpcmpistri">,
|
|
|
|
VEX;
|
|
|
|
defm VPCMPISTRIA : SS42AI_pcmpistri<int_x86_sse42_pcmpistria128, "vpcmpistri">,
|
|
|
|
VEX;
|
|
|
|
defm VPCMPISTRIC : SS42AI_pcmpistri<int_x86_sse42_pcmpistric128, "vpcmpistri">,
|
|
|
|
VEX;
|
|
|
|
defm VPCMPISTRIO : SS42AI_pcmpistri<int_x86_sse42_pcmpistrio128, "vpcmpistri">,
|
|
|
|
VEX;
|
|
|
|
defm VPCMPISTRIS : SS42AI_pcmpistri<int_x86_sse42_pcmpistris128, "vpcmpistri">,
|
|
|
|
VEX;
|
|
|
|
defm VPCMPISTRIZ : SS42AI_pcmpistri<int_x86_sse42_pcmpistriz128, "vpcmpistri">,
|
|
|
|
VEX;
|
|
|
|
}
|
|
|
|
|
|
|
|
defm PCMPISTRI : SS42AI_pcmpistri<int_x86_sse42_pcmpistri128>;
|
|
|
|
defm PCMPISTRIA : SS42AI_pcmpistri<int_x86_sse42_pcmpistria128>;
|
|
|
|
defm PCMPISTRIC : SS42AI_pcmpistri<int_x86_sse42_pcmpistric128>;
|
|
|
|
defm PCMPISTRIO : SS42AI_pcmpistri<int_x86_sse42_pcmpistrio128>;
|
|
|
|
defm PCMPISTRIS : SS42AI_pcmpistri<int_x86_sse42_pcmpistris128>;
|
|
|
|
defm PCMPISTRIZ : SS42AI_pcmpistri<int_x86_sse42_pcmpistriz128>;
|
|
|
|
|
|
|
|
// Packed Compare Explicit Length Strings, Return Index
|
|
|
|
let Defs = [ECX, EFLAGS], Uses = [EAX, EDX] in {
|
|
|
|
multiclass SS42AI_pcmpestri<Intrinsic IntId128, string asm = "pcmpestri"> {
|
|
|
|
def rr : SS42AI<0x61, MRMSrcReg, (outs),
|
|
|
|
(ins VR128:$src1, VR128:$src3, i8imm:$src5),
|
|
|
|
!strconcat(asm, "\t{$src5, $src3, $src1|$src1, $src3, $src5}"),
|
|
|
|
[(set ECX, (IntId128 VR128:$src1, EAX, VR128:$src3, EDX, imm:$src5)),
|
|
|
|
(implicit EFLAGS)]>, OpSize;
|
|
|
|
def rm : SS42AI<0x61, MRMSrcMem, (outs),
|
|
|
|
(ins VR128:$src1, i128mem:$src3, i8imm:$src5),
|
|
|
|
!strconcat(asm, "\t{$src5, $src3, $src1|$src1, $src3, $src5}"),
|
|
|
|
[(set ECX,
|
|
|
|
(IntId128 VR128:$src1, EAX, (load addr:$src3), EDX, imm:$src5)),
|
|
|
|
(implicit EFLAGS)]>, OpSize;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2011-04-29 05:40:18 +00:00
|
|
|
let Predicates = [HasAVX] in {
|
2010-07-07 03:39:29 +00:00
|
|
|
defm VPCMPESTRI : SS42AI_pcmpestri<int_x86_sse42_pcmpestri128, "vpcmpestri">,
|
|
|
|
VEX;
|
|
|
|
defm VPCMPESTRIA : SS42AI_pcmpestri<int_x86_sse42_pcmpestria128, "vpcmpestri">,
|
|
|
|
VEX;
|
|
|
|
defm VPCMPESTRIC : SS42AI_pcmpestri<int_x86_sse42_pcmpestric128, "vpcmpestri">,
|
|
|
|
VEX;
|
|
|
|
defm VPCMPESTRIO : SS42AI_pcmpestri<int_x86_sse42_pcmpestrio128, "vpcmpestri">,
|
|
|
|
VEX;
|
|
|
|
defm VPCMPESTRIS : SS42AI_pcmpestri<int_x86_sse42_pcmpestris128, "vpcmpestri">,
|
|
|
|
VEX;
|
|
|
|
defm VPCMPESTRIZ : SS42AI_pcmpestri<int_x86_sse42_pcmpestriz128, "vpcmpestri">,
|
|
|
|
VEX;
|
|
|
|
}
|
|
|
|
|
|
|
|
defm PCMPESTRI : SS42AI_pcmpestri<int_x86_sse42_pcmpestri128>;
|
|
|
|
defm PCMPESTRIA : SS42AI_pcmpestri<int_x86_sse42_pcmpestria128>;
|
|
|
|
defm PCMPESTRIC : SS42AI_pcmpestri<int_x86_sse42_pcmpestric128>;
|
|
|
|
defm PCMPESTRIO : SS42AI_pcmpestri<int_x86_sse42_pcmpestrio128>;
|
|
|
|
defm PCMPESTRIS : SS42AI_pcmpestri<int_x86_sse42_pcmpestris128>;
|
|
|
|
defm PCMPESTRIZ : SS42AI_pcmpestri<int_x86_sse42_pcmpestriz128>;
|
|
|
|
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
// SSE4.2 - CRC Instructions
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
|
|
|
// No CRC instructions have AVX equivalents
|
|
|
|
|
2009-08-08 21:55:08 +00:00
|
|
|
// crc intrinsic instruction
|
|
|
|
// This set of instructions are only rm, the only difference is the size
|
|
|
|
// of r and m.
|
|
|
|
let Constraints = "$src1 = $dst" in {
|
2011-05-26 23:13:19 +00:00
|
|
|
def CRC32r32m8 : SS42FI<0xF0, MRMSrcMem, (outs GR32:$dst),
|
2009-08-08 21:55:08 +00:00
|
|
|
(ins GR32:$src1, i8mem:$src2),
|
2010-03-19 20:04:42 +00:00
|
|
|
"crc32{b} \t{$src2, $src1|$src1, $src2}",
|
2009-08-08 21:55:08 +00:00
|
|
|
[(set GR32:$dst,
|
2011-05-26 23:13:19 +00:00
|
|
|
(int_x86_sse42_crc32_32_8 GR32:$src1,
|
2010-03-19 20:04:42 +00:00
|
|
|
(load addr:$src2)))]>;
|
2011-05-26 23:13:19 +00:00
|
|
|
def CRC32r32r8 : SS42FI<0xF0, MRMSrcReg, (outs GR32:$dst),
|
2009-08-08 21:55:08 +00:00
|
|
|
(ins GR32:$src1, GR8:$src2),
|
2010-03-19 20:04:42 +00:00
|
|
|
"crc32{b} \t{$src2, $src1|$src1, $src2}",
|
2009-08-08 21:55:08 +00:00
|
|
|
[(set GR32:$dst,
|
2011-05-26 23:13:19 +00:00
|
|
|
(int_x86_sse42_crc32_32_8 GR32:$src1, GR8:$src2))]>;
|
|
|
|
def CRC32r32m16 : SS42FI<0xF1, MRMSrcMem, (outs GR32:$dst),
|
2009-08-08 21:55:08 +00:00
|
|
|
(ins GR32:$src1, i16mem:$src2),
|
2010-03-19 20:04:42 +00:00
|
|
|
"crc32{w} \t{$src2, $src1|$src1, $src2}",
|
2009-08-08 21:55:08 +00:00
|
|
|
[(set GR32:$dst,
|
2011-05-26 23:13:19 +00:00
|
|
|
(int_x86_sse42_crc32_32_16 GR32:$src1,
|
2009-08-08 21:55:08 +00:00
|
|
|
(load addr:$src2)))]>,
|
|
|
|
OpSize;
|
2011-05-26 23:13:19 +00:00
|
|
|
def CRC32r32r16 : SS42FI<0xF1, MRMSrcReg, (outs GR32:$dst),
|
2009-08-08 21:55:08 +00:00
|
|
|
(ins GR32:$src1, GR16:$src2),
|
2010-03-19 20:04:42 +00:00
|
|
|
"crc32{w} \t{$src2, $src1|$src1, $src2}",
|
2009-08-08 21:55:08 +00:00
|
|
|
[(set GR32:$dst,
|
2011-05-26 23:13:19 +00:00
|
|
|
(int_x86_sse42_crc32_32_16 GR32:$src1, GR16:$src2))]>,
|
2009-08-08 21:55:08 +00:00
|
|
|
OpSize;
|
2011-05-26 23:13:19 +00:00
|
|
|
def CRC32r32m32 : SS42FI<0xF1, MRMSrcMem, (outs GR32:$dst),
|
2009-08-08 21:55:08 +00:00
|
|
|
(ins GR32:$src1, i32mem:$src2),
|
2010-03-19 20:04:42 +00:00
|
|
|
"crc32{l} \t{$src2, $src1|$src1, $src2}",
|
2009-08-08 21:55:08 +00:00
|
|
|
[(set GR32:$dst,
|
2011-05-26 23:13:19 +00:00
|
|
|
(int_x86_sse42_crc32_32_32 GR32:$src1,
|
2010-03-19 20:04:42 +00:00
|
|
|
(load addr:$src2)))]>;
|
2011-05-26 23:13:19 +00:00
|
|
|
def CRC32r32r32 : SS42FI<0xF1, MRMSrcReg, (outs GR32:$dst),
|
2009-08-08 21:55:08 +00:00
|
|
|
(ins GR32:$src1, GR32:$src2),
|
2010-03-19 20:04:42 +00:00
|
|
|
"crc32{l} \t{$src2, $src1|$src1, $src2}",
|
2009-08-08 21:55:08 +00:00
|
|
|
[(set GR32:$dst,
|
2011-05-26 23:13:19 +00:00
|
|
|
(int_x86_sse42_crc32_32_32 GR32:$src1, GR32:$src2))]>;
|
|
|
|
def CRC32r64m8 : SS42FI<0xF0, MRMSrcMem, (outs GR64:$dst),
|
2010-03-19 20:04:42 +00:00
|
|
|
(ins GR64:$src1, i8mem:$src2),
|
|
|
|
"crc32{b} \t{$src2, $src1|$src1, $src2}",
|
|
|
|
[(set GR64:$dst,
|
2011-05-26 23:13:19 +00:00
|
|
|
(int_x86_sse42_crc32_64_8 GR64:$src1,
|
2010-03-19 20:04:42 +00:00
|
|
|
(load addr:$src2)))]>,
|
|
|
|
REX_W;
|
2011-05-26 23:13:19 +00:00
|
|
|
def CRC32r64r8 : SS42FI<0xF0, MRMSrcReg, (outs GR64:$dst),
|
2010-03-19 20:04:42 +00:00
|
|
|
(ins GR64:$src1, GR8:$src2),
|
|
|
|
"crc32{b} \t{$src2, $src1|$src1, $src2}",
|
|
|
|
[(set GR64:$dst,
|
2011-05-26 23:13:19 +00:00
|
|
|
(int_x86_sse42_crc32_64_8 GR64:$src1, GR8:$src2))]>,
|
2010-03-19 20:04:42 +00:00
|
|
|
REX_W;
|
2011-05-26 23:13:19 +00:00
|
|
|
def CRC32r64m64 : SS42FI<0xF1, MRMSrcMem, (outs GR64:$dst),
|
2009-08-08 21:55:08 +00:00
|
|
|
(ins GR64:$src1, i64mem:$src2),
|
2010-03-19 20:04:42 +00:00
|
|
|
"crc32{q} \t{$src2, $src1|$src1, $src2}",
|
2009-08-08 21:55:08 +00:00
|
|
|
[(set GR64:$dst,
|
2011-05-26 23:13:19 +00:00
|
|
|
(int_x86_sse42_crc32_64_64 GR64:$src1,
|
2009-08-08 21:55:08 +00:00
|
|
|
(load addr:$src2)))]>,
|
2010-03-19 20:04:42 +00:00
|
|
|
REX_W;
|
2011-05-26 23:13:19 +00:00
|
|
|
def CRC32r64r64 : SS42FI<0xF1, MRMSrcReg, (outs GR64:$dst),
|
2009-08-08 21:55:08 +00:00
|
|
|
(ins GR64:$src1, GR64:$src2),
|
2010-03-19 20:04:42 +00:00
|
|
|
"crc32{q} \t{$src2, $src1|$src1, $src2}",
|
2009-08-08 21:55:08 +00:00
|
|
|
[(set GR64:$dst,
|
2011-05-26 23:13:19 +00:00
|
|
|
(int_x86_sse42_crc32_64_64 GR64:$src1, GR64:$src2))]>,
|
2010-03-19 20:04:42 +00:00
|
|
|
REX_W;
|
2009-08-08 21:55:08 +00:00
|
|
|
}
|
2009-08-18 22:50:32 +00:00
|
|
|
|
2010-04-02 21:54:27 +00:00
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
// AES-NI Instructions
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
2010-07-07 18:24:20 +00:00
|
|
|
multiclass AESI_binop_rm_int<bits<8> opc, string OpcodeStr,
|
|
|
|
Intrinsic IntId128, bit Is2Addr = 1> {
|
|
|
|
def rr : AES8I<opc, MRMSrcReg, (outs VR128:$dst),
|
|
|
|
(ins VR128:$src1, VR128:$src2),
|
|
|
|
!if(Is2Addr,
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $dst|$dst, $src2}"),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $src1, $dst|$dst, $src1, $src2}")),
|
|
|
|
[(set VR128:$dst, (IntId128 VR128:$src1, VR128:$src2))]>,
|
|
|
|
OpSize;
|
|
|
|
def rm : AES8I<opc, MRMSrcMem, (outs VR128:$dst),
|
|
|
|
(ins VR128:$src1, i128mem:$src2),
|
|
|
|
!if(Is2Addr,
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $dst|$dst, $src2}"),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $src1, $dst|$dst, $src1, $src2}")),
|
|
|
|
[(set VR128:$dst,
|
2011-12-29 17:41:56 +00:00
|
|
|
(IntId128 VR128:$src1, (memopv2i64 addr:$src2)))]>, OpSize;
|
2010-04-02 21:54:27 +00:00
|
|
|
}
|
|
|
|
|
2010-07-07 18:24:20 +00:00
|
|
|
// Perform One Round of an AES Encryption/Decryption Flow
|
2011-04-29 05:40:18 +00:00
|
|
|
let Predicates = [HasAVX, HasAES] in {
|
2010-07-07 18:24:20 +00:00
|
|
|
defm VAESENC : AESI_binop_rm_int<0xDC, "vaesenc",
|
|
|
|
int_x86_aesni_aesenc, 0>, VEX_4V;
|
|
|
|
defm VAESENCLAST : AESI_binop_rm_int<0xDD, "vaesenclast",
|
|
|
|
int_x86_aesni_aesenclast, 0>, VEX_4V;
|
|
|
|
defm VAESDEC : AESI_binop_rm_int<0xDE, "vaesdec",
|
|
|
|
int_x86_aesni_aesdec, 0>, VEX_4V;
|
|
|
|
defm VAESDECLAST : AESI_binop_rm_int<0xDF, "vaesdeclast",
|
|
|
|
int_x86_aesni_aesdeclast, 0>, VEX_4V;
|
|
|
|
}
|
|
|
|
|
|
|
|
let Constraints = "$src1 = $dst" in {
|
|
|
|
defm AESENC : AESI_binop_rm_int<0xDC, "aesenc",
|
|
|
|
int_x86_aesni_aesenc>;
|
|
|
|
defm AESENCLAST : AESI_binop_rm_int<0xDD, "aesenclast",
|
|
|
|
int_x86_aesni_aesenclast>;
|
|
|
|
defm AESDEC : AESI_binop_rm_int<0xDE, "aesdec",
|
|
|
|
int_x86_aesni_aesdec>;
|
|
|
|
defm AESDECLAST : AESI_binop_rm_int<0xDF, "aesdeclast",
|
|
|
|
int_x86_aesni_aesdeclast>;
|
|
|
|
}
|
2010-04-02 21:54:27 +00:00
|
|
|
|
2010-07-07 18:24:20 +00:00
|
|
|
// Perform the AES InvMixColumn Transformation
|
2011-04-29 05:40:18 +00:00
|
|
|
let Predicates = [HasAVX, HasAES] in {
|
2010-07-07 18:24:20 +00:00
|
|
|
def VAESIMCrr : AES8I<0xDB, MRMSrcReg, (outs VR128:$dst),
|
|
|
|
(ins VR128:$src1),
|
|
|
|
"vaesimc\t{$src1, $dst|$dst, $src1}",
|
|
|
|
[(set VR128:$dst,
|
|
|
|
(int_x86_aesni_aesimc VR128:$src1))]>,
|
|
|
|
OpSize, VEX;
|
|
|
|
def VAESIMCrm : AES8I<0xDB, MRMSrcMem, (outs VR128:$dst),
|
|
|
|
(ins i128mem:$src1),
|
|
|
|
"vaesimc\t{$src1, $dst|$dst, $src1}",
|
2011-12-29 17:41:56 +00:00
|
|
|
[(set VR128:$dst, (int_x86_aesni_aesimc (memopv2i64 addr:$src1)))]>,
|
2010-07-07 18:24:20 +00:00
|
|
|
OpSize, VEX;
|
|
|
|
}
|
2010-04-02 23:48:33 +00:00
|
|
|
def AESIMCrr : AES8I<0xDB, MRMSrcReg, (outs VR128:$dst),
|
|
|
|
(ins VR128:$src1),
|
|
|
|
"aesimc\t{$src1, $dst|$dst, $src1}",
|
|
|
|
[(set VR128:$dst,
|
|
|
|
(int_x86_aesni_aesimc VR128:$src1))]>,
|
|
|
|
OpSize;
|
|
|
|
def AESIMCrm : AES8I<0xDB, MRMSrcMem, (outs VR128:$dst),
|
|
|
|
(ins i128mem:$src1),
|
|
|
|
"aesimc\t{$src1, $dst|$dst, $src1}",
|
2011-12-29 17:41:56 +00:00
|
|
|
[(set VR128:$dst, (int_x86_aesni_aesimc (memopv2i64 addr:$src1)))]>,
|
2010-04-02 23:48:33 +00:00
|
|
|
OpSize;
|
|
|
|
|
2010-07-07 18:24:20 +00:00
|
|
|
// AES Round Key Generation Assist
|
2011-04-29 05:40:18 +00:00
|
|
|
let Predicates = [HasAVX, HasAES] in {
|
2010-07-07 18:24:20 +00:00
|
|
|
def VAESKEYGENASSIST128rr : AESAI<0xDF, MRMSrcReg, (outs VR128:$dst),
|
|
|
|
(ins VR128:$src1, i8imm:$src2),
|
|
|
|
"vaeskeygenassist\t{$src2, $src1, $dst|$dst, $src1, $src2}",
|
|
|
|
[(set VR128:$dst,
|
|
|
|
(int_x86_aesni_aeskeygenassist VR128:$src1, imm:$src2))]>,
|
|
|
|
OpSize, VEX;
|
|
|
|
def VAESKEYGENASSIST128rm : AESAI<0xDF, MRMSrcMem, (outs VR128:$dst),
|
|
|
|
(ins i128mem:$src1, i8imm:$src2),
|
|
|
|
"vaeskeygenassist\t{$src2, $src1, $dst|$dst, $src1, $src2}",
|
|
|
|
[(set VR128:$dst,
|
2011-12-29 17:41:56 +00:00
|
|
|
(int_x86_aesni_aeskeygenassist (memopv2i64 addr:$src1), imm:$src2))]>,
|
2010-07-07 18:24:20 +00:00
|
|
|
OpSize, VEX;
|
|
|
|
}
|
2010-04-02 21:54:27 +00:00
|
|
|
def AESKEYGENASSIST128rr : AESAI<0xDF, MRMSrcReg, (outs VR128:$dst),
|
2010-05-25 17:33:22 +00:00
|
|
|
(ins VR128:$src1, i8imm:$src2),
|
2010-04-02 21:54:27 +00:00
|
|
|
"aeskeygenassist\t{$src2, $src1, $dst|$dst, $src1, $src2}",
|
|
|
|
[(set VR128:$dst,
|
|
|
|
(int_x86_aesni_aeskeygenassist VR128:$src1, imm:$src2))]>,
|
|
|
|
OpSize;
|
|
|
|
def AESKEYGENASSIST128rm : AESAI<0xDF, MRMSrcMem, (outs VR128:$dst),
|
2010-05-25 17:33:22 +00:00
|
|
|
(ins i128mem:$src1, i8imm:$src2),
|
2010-04-02 21:54:27 +00:00
|
|
|
"aeskeygenassist\t{$src2, $src1, $dst|$dst, $src1, $src2}",
|
|
|
|
[(set VR128:$dst,
|
2011-12-29 17:41:56 +00:00
|
|
|
(int_x86_aesni_aeskeygenassist (memopv2i64 addr:$src1), imm:$src2))]>,
|
2010-04-02 21:54:27 +00:00
|
|
|
OpSize;
|
2010-07-20 00:11:13 +00:00
|
|
|
|
2010-07-23 18:41:12 +00:00
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
// CLMUL Instructions
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
|
|
|
// Carry-less Multiplication instructions
|
2011-11-14 06:46:21 +00:00
|
|
|
let neverHasSideEffects = 1 in {
|
2012-01-09 08:10:38 +00:00
|
|
|
// AVX carry-less Multiplication instructions
|
|
|
|
def VPCLMULQDQrr : AVXCLMULIi8<0x44, MRMSrcReg, (outs VR128:$dst),
|
2011-07-05 18:21:20 +00:00
|
|
|
(ins VR128:$src1, VR128:$src2, i8imm:$src3),
|
2012-01-09 08:10:38 +00:00
|
|
|
"vpclmulqdq\t{$src3, $src2, $src1, $dst|$dst, $src1, $src2, $src3}",
|
2011-07-05 18:21:20 +00:00
|
|
|
[]>;
|
|
|
|
|
2011-11-14 06:46:21 +00:00
|
|
|
let mayLoad = 1 in
|
2012-01-09 08:10:38 +00:00
|
|
|
def VPCLMULQDQrm : AVXCLMULIi8<0x44, MRMSrcMem, (outs VR128:$dst),
|
2011-07-05 18:21:20 +00:00
|
|
|
(ins VR128:$src1, i128mem:$src2, i8imm:$src3),
|
2012-01-09 08:10:38 +00:00
|
|
|
"vpclmulqdq\t{$src3, $src2, $src1, $dst|$dst, $src1, $src2, $src3}",
|
2011-07-05 18:21:20 +00:00
|
|
|
[]>;
|
|
|
|
|
2012-01-09 08:10:38 +00:00
|
|
|
let Constraints = "$src1 = $dst" in {
|
|
|
|
def PCLMULQDQrr : CLMULIi8<0x44, MRMSrcReg, (outs VR128:$dst),
|
2010-07-23 18:41:12 +00:00
|
|
|
(ins VR128:$src1, VR128:$src2, i8imm:$src3),
|
2012-01-09 08:10:38 +00:00
|
|
|
"pclmulqdq\t{$src3, $src2, $dst|$dst, $src2, $src3}",
|
2010-07-23 18:41:12 +00:00
|
|
|
[]>;
|
|
|
|
|
2011-11-14 06:46:21 +00:00
|
|
|
let mayLoad = 1 in
|
2012-01-09 08:10:38 +00:00
|
|
|
def PCLMULQDQrm : CLMULIi8<0x44, MRMSrcMem, (outs VR128:$dst),
|
2010-07-23 18:41:12 +00:00
|
|
|
(ins VR128:$src1, i128mem:$src2, i8imm:$src3),
|
2012-01-09 08:10:38 +00:00
|
|
|
"pclmulqdq\t{$src3, $src2, $dst|$dst, $src2, $src3}",
|
2010-07-23 18:41:12 +00:00
|
|
|
[]>;
|
2012-01-09 08:10:38 +00:00
|
|
|
} // Constraints = "$src1 = $dst"
|
|
|
|
} // neverHasSideEffects = 1
|
2010-07-23 18:41:12 +00:00
|
|
|
|
2011-07-05 18:21:20 +00:00
|
|
|
|
|
|
|
multiclass pclmul_alias<string asm, int immop> {
|
|
|
|
def : InstAlias<!strconcat("pclmul", asm,
|
|
|
|
"dq {$src, $dst|$dst, $src}"),
|
|
|
|
(PCLMULQDQrr VR128:$dst, VR128:$src, immop)>;
|
|
|
|
|
|
|
|
def : InstAlias<!strconcat("pclmul", asm,
|
|
|
|
"dq {$src, $dst|$dst, $src}"),
|
|
|
|
(PCLMULQDQrm VR128:$dst, i128mem:$src, immop)>;
|
|
|
|
|
|
|
|
def : InstAlias<!strconcat("vpclmul", asm,
|
|
|
|
"dq {$src2, $src1, $dst|$dst, $src1, $src2}"),
|
|
|
|
(VPCLMULQDQrr VR128:$dst, VR128:$src1, VR128:$src2, immop)>;
|
|
|
|
|
|
|
|
def : InstAlias<!strconcat("vpclmul", asm,
|
|
|
|
"dq {$src2, $src1, $dst|$dst, $src1, $src2}"),
|
|
|
|
(VPCLMULQDQrm VR128:$dst, VR128:$src1, i128mem:$src2, immop)>;
|
|
|
|
}
|
|
|
|
defm : pclmul_alias<"hqhq", 0x11>;
|
|
|
|
defm : pclmul_alias<"hqlq", 0x01>;
|
|
|
|
defm : pclmul_alias<"lqhq", 0x10>;
|
|
|
|
defm : pclmul_alias<"lqlq", 0x00>;
|
2010-07-23 18:41:12 +00:00
|
|
|
|
2010-07-20 00:11:13 +00:00
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
// AVX Instructions
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
2011-07-21 01:55:30 +00:00
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
// VBROADCAST - Load from memory and broadcast to all elements of the
|
|
|
|
// destination operand
|
|
|
|
//
|
2010-07-20 00:11:13 +00:00
|
|
|
class avx_broadcast<bits<8> opc, string OpcodeStr, RegisterClass RC,
|
2010-08-09 18:03:43 +00:00
|
|
|
X86MemOperand x86memop, Intrinsic Int> :
|
2010-07-20 00:11:13 +00:00
|
|
|
AVX8I<opc, MRMSrcMem, (outs RC:$dst), (ins x86memop:$src),
|
2010-08-09 18:03:43 +00:00
|
|
|
!strconcat(OpcodeStr, "\t{$src, $dst|$dst, $src}"),
|
|
|
|
[(set RC:$dst, (Int addr:$src))]>, VEX;
|
|
|
|
|
2011-11-06 06:12:20 +00:00
|
|
|
// AVX2 adds register forms
|
|
|
|
class avx2_broadcast_reg<bits<8> opc, string OpcodeStr, RegisterClass RC,
|
|
|
|
Intrinsic Int> :
|
|
|
|
AVX28I<opc, MRMSrcReg, (outs RC:$dst), (ins VR128:$src),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src, $dst|$dst, $src}"),
|
|
|
|
[(set RC:$dst, (Int VR128:$src))]>, VEX;
|
2011-11-03 07:35:53 +00:00
|
|
|
|
2011-11-16 07:30:46 +00:00
|
|
|
let ExeDomain = SSEPackedSingle in {
|
|
|
|
def VBROADCASTSSrm : avx_broadcast<0x18, "vbroadcastss", VR128, f32mem,
|
|
|
|
int_x86_avx_vbroadcast_ss>;
|
|
|
|
def VBROADCASTSSYrm : avx_broadcast<0x18, "vbroadcastss", VR256, f32mem,
|
|
|
|
int_x86_avx_vbroadcast_ss_256>;
|
|
|
|
}
|
|
|
|
let ExeDomain = SSEPackedDouble in
|
2011-11-03 07:35:53 +00:00
|
|
|
def VBROADCASTSDrm : avx_broadcast<0x19, "vbroadcastsd", VR256, f64mem,
|
|
|
|
int_x86_avx_vbroadcast_sd_256>;
|
2010-08-09 18:03:43 +00:00
|
|
|
def VBROADCASTF128 : avx_broadcast<0x1A, "vbroadcastf128", VR256, f128mem,
|
|
|
|
int_x86_avx_vbroadcastf128_pd_256>;
|
2010-07-20 00:11:13 +00:00
|
|
|
|
2011-11-16 07:30:46 +00:00
|
|
|
let ExeDomain = SSEPackedSingle in {
|
|
|
|
def VBROADCASTSSrr : avx2_broadcast_reg<0x18, "vbroadcastss", VR128,
|
|
|
|
int_x86_avx2_vbroadcast_ss_ps>;
|
|
|
|
def VBROADCASTSSYrr : avx2_broadcast_reg<0x18, "vbroadcastss", VR256,
|
|
|
|
int_x86_avx2_vbroadcast_ss_ps_256>;
|
|
|
|
}
|
|
|
|
let ExeDomain = SSEPackedDouble in
|
2011-11-06 06:12:20 +00:00
|
|
|
def VBROADCASTSDrr : avx2_broadcast_reg<0x19, "vbroadcastsd", VR256,
|
2011-11-16 07:30:46 +00:00
|
|
|
int_x86_avx2_vbroadcast_sd_pd_256>;
|
2011-11-06 06:12:20 +00:00
|
|
|
|
|
|
|
let Predicates = [HasAVX2] in
|
|
|
|
def VBROADCASTI128 : avx_broadcast<0x5A, "vbroadcasti128", VR256, i128mem,
|
|
|
|
int_x86_avx2_vbroadcasti128>;
|
2011-11-02 06:54:17 +00:00
|
|
|
|
2012-01-09 08:34:00 +00:00
|
|
|
let Predicates = [HasAVX] in
|
2011-07-21 01:55:30 +00:00
|
|
|
def : Pat<(int_x86_avx_vbroadcastf128_ps_256 addr:$src),
|
|
|
|
(VBROADCASTF128 addr:$src)>;
|
|
|
|
|
2011-08-17 02:29:19 +00:00
|
|
|
|
2011-07-21 01:55:30 +00:00
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
// VINSERTF128 - Insert packed floating-point values
|
|
|
|
//
|
2011-11-29 05:37:58 +00:00
|
|
|
let neverHasSideEffects = 1, ExeDomain = SSEPackedSingle in {
|
2010-07-20 19:44:51 +00:00
|
|
|
def VINSERTF128rr : AVXAIi8<0x18, MRMSrcReg, (outs VR256:$dst),
|
|
|
|
(ins VR256:$src1, VR128:$src2, i8imm:$src3),
|
|
|
|
"vinsertf128\t{$src3, $src2, $src1, $dst|$dst, $src1, $src2, $src3}",
|
|
|
|
[]>, VEX_4V;
|
2011-11-07 02:00:04 +00:00
|
|
|
let mayLoad = 1 in
|
2010-07-20 19:44:51 +00:00
|
|
|
def VINSERTF128rm : AVXAIi8<0x18, MRMSrcMem, (outs VR256:$dst),
|
|
|
|
(ins VR256:$src1, f128mem:$src2, i8imm:$src3),
|
|
|
|
"vinsertf128\t{$src3, $src2, $src1, $dst|$dst, $src1, $src2, $src3}",
|
|
|
|
[]>, VEX_4V;
|
2011-11-07 02:00:04 +00:00
|
|
|
}
|
2010-07-20 19:44:51 +00:00
|
|
|
|
2012-01-09 08:34:00 +00:00
|
|
|
let Predicates = [HasAVX] in {
|
2011-07-21 01:55:30 +00:00
|
|
|
def : Pat<(int_x86_avx_vinsertf128_pd_256 VR256:$src1, VR128:$src2, imm:$src3),
|
|
|
|
(VINSERTF128rr VR256:$src1, VR128:$src2, imm:$src3)>;
|
|
|
|
def : Pat<(int_x86_avx_vinsertf128_ps_256 VR256:$src1, VR128:$src2, imm:$src3),
|
|
|
|
(VINSERTF128rr VR256:$src1, VR128:$src2, imm:$src3)>;
|
|
|
|
def : Pat<(int_x86_avx_vinsertf128_si_256 VR256:$src1, VR128:$src2, imm:$src3),
|
|
|
|
(VINSERTF128rr VR256:$src1, VR128:$src2, imm:$src3)>;
|
2012-01-09 08:34:00 +00:00
|
|
|
}
|
2011-07-21 01:55:30 +00:00
|
|
|
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
// VEXTRACTF128 - Extract packed floating-point values
|
|
|
|
//
|
2011-11-29 05:37:58 +00:00
|
|
|
let neverHasSideEffects = 1, ExeDomain = SSEPackedSingle in {
|
2010-07-20 23:19:02 +00:00
|
|
|
def VEXTRACTF128rr : AVXAIi8<0x19, MRMDestReg, (outs VR128:$dst),
|
|
|
|
(ins VR256:$src1, i8imm:$src2),
|
|
|
|
"vextractf128\t{$src2, $src1, $dst|$dst, $src1, $src2}",
|
|
|
|
[]>, VEX;
|
2011-11-07 02:00:04 +00:00
|
|
|
let mayStore = 1 in
|
2010-07-20 23:19:02 +00:00
|
|
|
def VEXTRACTF128mr : AVXAIi8<0x19, MRMDestMem, (outs),
|
|
|
|
(ins f128mem:$dst, VR256:$src1, i8imm:$src2),
|
|
|
|
"vextractf128\t{$src2, $src1, $dst|$dst, $src1, $src2}",
|
|
|
|
[]>, VEX;
|
2011-11-07 02:00:04 +00:00
|
|
|
}
|
2010-07-20 23:19:02 +00:00
|
|
|
|
2012-01-09 08:34:00 +00:00
|
|
|
let Predicates = [HasAVX] in {
|
2011-07-21 01:55:30 +00:00
|
|
|
def : Pat<(int_x86_avx_vextractf128_pd_256 VR256:$src1, imm:$src2),
|
|
|
|
(VEXTRACTF128rr VR256:$src1, imm:$src2)>;
|
|
|
|
def : Pat<(int_x86_avx_vextractf128_ps_256 VR256:$src1, imm:$src2),
|
|
|
|
(VEXTRACTF128rr VR256:$src1, imm:$src2)>;
|
|
|
|
def : Pat<(int_x86_avx_vextractf128_si_256 VR256:$src1, imm:$src2),
|
|
|
|
(VEXTRACTF128rr VR256:$src1, imm:$src2)>;
|
2012-01-09 08:34:00 +00:00
|
|
|
}
|
2011-07-21 01:55:30 +00:00
|
|
|
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
// VMASKMOV - Conditional SIMD Packed Loads and Stores
|
|
|
|
//
|
2010-08-09 18:03:43 +00:00
|
|
|
multiclass avx_movmask_rm<bits<8> opc_rm, bits<8> opc_mr, string OpcodeStr,
|
|
|
|
Intrinsic IntLd, Intrinsic IntLd256,
|
2011-11-19 04:49:22 +00:00
|
|
|
Intrinsic IntSt, Intrinsic IntSt256> {
|
2010-07-21 02:46:58 +00:00
|
|
|
def rm : AVX8I<opc_rm, MRMSrcMem, (outs VR128:$dst),
|
|
|
|
(ins VR128:$src1, f128mem:$src2),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
|
2010-08-09 18:03:43 +00:00
|
|
|
[(set VR128:$dst, (IntLd addr:$src2, VR128:$src1))]>,
|
|
|
|
VEX_4V;
|
2010-07-21 02:46:58 +00:00
|
|
|
def Yrm : AVX8I<opc_rm, MRMSrcMem, (outs VR256:$dst),
|
|
|
|
(ins VR256:$src1, f256mem:$src2),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
|
2010-08-09 18:03:43 +00:00
|
|
|
[(set VR256:$dst, (IntLd256 addr:$src2, VR256:$src1))]>,
|
|
|
|
VEX_4V;
|
2010-07-21 02:46:58 +00:00
|
|
|
def mr : AVX8I<opc_mr, MRMDestMem, (outs),
|
|
|
|
(ins f128mem:$dst, VR128:$src1, VR128:$src2),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
|
2010-08-09 18:03:43 +00:00
|
|
|
[(IntSt addr:$dst, VR128:$src1, VR128:$src2)]>, VEX_4V;
|
2010-07-21 02:46:58 +00:00
|
|
|
def Ymr : AVX8I<opc_mr, MRMDestMem, (outs),
|
|
|
|
(ins f256mem:$dst, VR256:$src1, VR256:$src2),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
|
2010-08-09 18:03:43 +00:00
|
|
|
[(IntSt256 addr:$dst, VR256:$src1, VR256:$src2)]>, VEX_4V;
|
|
|
|
}
|
|
|
|
|
2011-11-16 07:30:46 +00:00
|
|
|
let ExeDomain = SSEPackedSingle in
|
2010-08-09 18:03:43 +00:00
|
|
|
defm VMASKMOVPS : avx_movmask_rm<0x2C, 0x2E, "vmaskmovps",
|
|
|
|
int_x86_avx_maskload_ps,
|
|
|
|
int_x86_avx_maskload_ps_256,
|
|
|
|
int_x86_avx_maskstore_ps,
|
2011-11-19 04:49:22 +00:00
|
|
|
int_x86_avx_maskstore_ps_256>;
|
2011-11-16 07:30:46 +00:00
|
|
|
let ExeDomain = SSEPackedDouble in
|
2010-08-09 18:03:43 +00:00
|
|
|
defm VMASKMOVPD : avx_movmask_rm<0x2D, 0x2F, "vmaskmovpd",
|
|
|
|
int_x86_avx_maskload_pd,
|
|
|
|
int_x86_avx_maskload_pd_256,
|
|
|
|
int_x86_avx_maskstore_pd,
|
2011-11-19 04:49:22 +00:00
|
|
|
int_x86_avx_maskstore_pd_256>;
|
2010-07-21 02:46:58 +00:00
|
|
|
|
2011-07-21 01:55:30 +00:00
|
|
|
//===----------------------------------------------------------------------===//
|
2011-08-12 21:48:22 +00:00
|
|
|
// VPERMIL - Permute Single and Double Floating-Point Values
|
2011-07-21 01:55:30 +00:00
|
|
|
//
|
2010-07-21 03:07:42 +00:00
|
|
|
multiclass avx_permil<bits<8> opc_rm, bits<8> opc_rmi, string OpcodeStr,
|
2010-08-06 20:03:27 +00:00
|
|
|
RegisterClass RC, X86MemOperand x86memop_f,
|
|
|
|
X86MemOperand x86memop_i, PatFrag f_frag, PatFrag i_frag,
|
|
|
|
Intrinsic IntVar, Intrinsic IntImm> {
|
2010-07-21 03:07:42 +00:00
|
|
|
def rr : AVX8I<opc_rm, MRMSrcReg, (outs RC:$dst),
|
|
|
|
(ins RC:$src1, RC:$src2),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
|
2010-08-06 20:03:27 +00:00
|
|
|
[(set RC:$dst, (IntVar RC:$src1, RC:$src2))]>, VEX_4V;
|
2010-07-21 03:07:42 +00:00
|
|
|
def rm : AVX8I<opc_rm, MRMSrcMem, (outs RC:$dst),
|
2010-08-06 20:03:27 +00:00
|
|
|
(ins RC:$src1, x86memop_i:$src2),
|
2010-07-21 03:07:42 +00:00
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
|
2011-12-06 09:04:59 +00:00
|
|
|
[(set RC:$dst, (IntVar RC:$src1,
|
|
|
|
(bitconvert (i_frag addr:$src2))))]>, VEX_4V;
|
2010-08-06 20:03:27 +00:00
|
|
|
|
2010-07-21 03:07:42 +00:00
|
|
|
def ri : AVXAIi8<opc_rmi, MRMSrcReg, (outs RC:$dst),
|
|
|
|
(ins RC:$src1, i8imm:$src2),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
|
2010-08-06 20:03:27 +00:00
|
|
|
[(set RC:$dst, (IntImm RC:$src1, imm:$src2))]>, VEX;
|
2010-07-21 03:07:42 +00:00
|
|
|
def mi : AVXAIi8<opc_rmi, MRMSrcMem, (outs RC:$dst),
|
2010-08-06 20:03:27 +00:00
|
|
|
(ins x86memop_f:$src1, i8imm:$src2),
|
2010-07-21 03:07:42 +00:00
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
|
2010-08-06 20:03:27 +00:00
|
|
|
[(set RC:$dst, (IntImm (f_frag addr:$src1), imm:$src2))]>, VEX;
|
|
|
|
}
|
|
|
|
|
2011-11-16 07:30:46 +00:00
|
|
|
let ExeDomain = SSEPackedSingle in {
|
|
|
|
defm VPERMILPS : avx_permil<0x0C, 0x04, "vpermilps", VR128, f128mem, i128mem,
|
2011-12-06 09:04:59 +00:00
|
|
|
memopv4f32, memopv2i64,
|
2011-11-16 07:30:46 +00:00
|
|
|
int_x86_avx_vpermilvar_ps,
|
|
|
|
int_x86_avx_vpermil_ps>;
|
|
|
|
defm VPERMILPSY : avx_permil<0x0C, 0x04, "vpermilps", VR256, f256mem, i256mem,
|
2011-12-06 09:04:59 +00:00
|
|
|
memopv8f32, memopv4i64,
|
2011-11-16 07:30:46 +00:00
|
|
|
int_x86_avx_vpermilvar_ps_256,
|
|
|
|
int_x86_avx_vpermil_ps_256>;
|
|
|
|
}
|
|
|
|
let ExeDomain = SSEPackedDouble in {
|
|
|
|
defm VPERMILPD : avx_permil<0x0D, 0x05, "vpermilpd", VR128, f128mem, i128mem,
|
|
|
|
memopv2f64, memopv2i64,
|
|
|
|
int_x86_avx_vpermilvar_pd,
|
|
|
|
int_x86_avx_vpermil_pd>;
|
|
|
|
defm VPERMILPDY : avx_permil<0x0D, 0x05, "vpermilpd", VR256, f256mem, i256mem,
|
|
|
|
memopv4f64, memopv4i64,
|
|
|
|
int_x86_avx_vpermilvar_pd_256,
|
|
|
|
int_x86_avx_vpermil_pd_256>;
|
|
|
|
}
|
2010-07-21 03:07:42 +00:00
|
|
|
|
2012-01-09 08:34:00 +00:00
|
|
|
let Predicates = [HasAVX] in {
|
2011-11-30 06:25:25 +00:00
|
|
|
def : Pat<(v8f32 (X86VPermilp VR256:$src1, (i8 imm:$imm))),
|
2011-08-12 21:48:22 +00:00
|
|
|
(VPERMILPSYri VR256:$src1, imm:$imm)>;
|
2011-11-30 06:25:25 +00:00
|
|
|
def : Pat<(v4f64 (X86VPermilp VR256:$src1, (i8 imm:$imm))),
|
2011-08-12 21:48:22 +00:00
|
|
|
(VPERMILPDYri VR256:$src1, imm:$imm)>;
|
2011-11-30 06:25:25 +00:00
|
|
|
def : Pat<(v8i32 (X86VPermilp VR256:$src1, (i8 imm:$imm))),
|
2011-08-12 21:48:22 +00:00
|
|
|
(VPERMILPSYri VR256:$src1, imm:$imm)>;
|
2011-11-30 06:25:25 +00:00
|
|
|
def : Pat<(v4i64 (X86VPermilp VR256:$src1, (i8 imm:$imm))),
|
2011-08-12 21:48:22 +00:00
|
|
|
(VPERMILPDYri VR256:$src1, imm:$imm)>;
|
2011-11-30 06:25:25 +00:00
|
|
|
def : Pat<(v8f32 (X86VPermilp (memopv8f32 addr:$src1), (i8 imm:$imm))),
|
2011-11-29 07:49:05 +00:00
|
|
|
(VPERMILPSYmi addr:$src1, imm:$imm)>;
|
2011-11-30 06:25:25 +00:00
|
|
|
def : Pat<(v4f64 (X86VPermilp (memopv4f64 addr:$src1), (i8 imm:$imm))),
|
2011-11-29 07:49:05 +00:00
|
|
|
(VPERMILPDYmi addr:$src1, imm:$imm)>;
|
2011-11-30 06:25:25 +00:00
|
|
|
def : Pat<(v8i32 (X86VPermilp (bc_v8i32 (memopv4i64 addr:$src1)),
|
2011-11-29 07:49:05 +00:00
|
|
|
(i8 imm:$imm))),
|
|
|
|
(VPERMILPSYmi addr:$src1, imm:$imm)>;
|
2011-11-30 06:25:25 +00:00
|
|
|
def : Pat<(v4i64 (X86VPermilp (memopv4i64 addr:$src1), (i8 imm:$imm))),
|
2011-11-29 07:49:05 +00:00
|
|
|
(VPERMILPDYmi addr:$src1, imm:$imm)>;
|
2012-01-09 08:34:00 +00:00
|
|
|
}
|
2011-08-12 21:48:22 +00:00
|
|
|
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
// VPERM2F128 - Permute Floating-Point Values in 128-bit chunks
|
|
|
|
//
|
2011-11-29 03:57:34 +00:00
|
|
|
let neverHasSideEffects = 1, ExeDomain = SSEPackedSingle in {
|
2010-07-21 03:07:42 +00:00
|
|
|
def VPERM2F128rr : AVXAIi8<0x06, MRMSrcReg, (outs VR256:$dst),
|
|
|
|
(ins VR256:$src1, VR256:$src2, i8imm:$src3),
|
|
|
|
"vperm2f128\t{$src3, $src2, $src1, $dst|$dst, $src1, $src2, $src3}",
|
|
|
|
[]>, VEX_4V;
|
2011-11-06 23:04:08 +00:00
|
|
|
let mayLoad = 1 in
|
2010-07-21 03:07:42 +00:00
|
|
|
def VPERM2F128rm : AVXAIi8<0x06, MRMSrcMem, (outs VR256:$dst),
|
|
|
|
(ins VR256:$src1, f256mem:$src2, i8imm:$src3),
|
|
|
|
"vperm2f128\t{$src3, $src2, $src1, $dst|$dst, $src1, $src2, $src3}",
|
|
|
|
[]>, VEX_4V;
|
2011-11-06 23:04:08 +00:00
|
|
|
}
|
2010-07-21 03:07:42 +00:00
|
|
|
|
2012-01-09 08:34:00 +00:00
|
|
|
let Predicates = [HasAVX] in {
|
2010-08-06 20:03:27 +00:00
|
|
|
def : Pat<(int_x86_avx_vperm2f128_ps_256 VR256:$src1, VR256:$src2, imm:$src3),
|
|
|
|
(VPERM2F128rr VR256:$src1, VR256:$src2, imm:$src3)>;
|
|
|
|
def : Pat<(int_x86_avx_vperm2f128_pd_256 VR256:$src1, VR256:$src2, imm:$src3),
|
|
|
|
(VPERM2F128rr VR256:$src1, VR256:$src2, imm:$src3)>;
|
|
|
|
def : Pat<(int_x86_avx_vperm2f128_si_256 VR256:$src1, VR256:$src2, imm:$src3),
|
|
|
|
(VPERM2F128rr VR256:$src1, VR256:$src2, imm:$src3)>;
|
|
|
|
|
|
|
|
def : Pat<(int_x86_avx_vperm2f128_ps_256
|
|
|
|
VR256:$src1, (memopv8f32 addr:$src2), imm:$src3),
|
|
|
|
(VPERM2F128rm VR256:$src1, addr:$src2, imm:$src3)>;
|
|
|
|
def : Pat<(int_x86_avx_vperm2f128_pd_256
|
|
|
|
VR256:$src1, (memopv4f64 addr:$src2), imm:$src3),
|
|
|
|
(VPERM2F128rm VR256:$src1, addr:$src2, imm:$src3)>;
|
|
|
|
def : Pat<(int_x86_avx_vperm2f128_si_256
|
2011-11-28 10:14:51 +00:00
|
|
|
VR256:$src1, (bc_v8i32 (memopv4i64 addr:$src2)), imm:$src3),
|
2010-08-06 20:03:27 +00:00
|
|
|
(VPERM2F128rm VR256:$src1, addr:$src2, imm:$src3)>;
|
2012-01-09 08:34:00 +00:00
|
|
|
}
|
2010-08-06 20:03:27 +00:00
|
|
|
|
2011-07-21 01:55:30 +00:00
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
// VZERO - Zero YMM registers
|
|
|
|
//
|
2011-08-24 18:48:33 +00:00
|
|
|
let Defs = [YMM0, YMM1, YMM2, YMM3, YMM4, YMM5, YMM6, YMM7,
|
|
|
|
YMM8, YMM9, YMM10, YMM11, YMM12, YMM13, YMM14, YMM15] in {
|
|
|
|
// Zero All YMM registers
|
|
|
|
def VZEROALL : I<0x77, RawFrm, (outs), (ins), "vzeroall",
|
2011-10-09 07:31:39 +00:00
|
|
|
[(int_x86_avx_vzeroall)]>, TB, VEX, VEX_L, Requires<[HasAVX]>;
|
2011-08-24 18:48:33 +00:00
|
|
|
|
2011-08-25 22:23:58 +00:00
|
|
|
// Zero Upper bits of YMM registers
|
|
|
|
def VZEROUPPER : I<0x77, RawFrm, (outs), (ins), "vzeroupper",
|
|
|
|
[(int_x86_avx_vzeroupper)]>, TB, VEX, Requires<[HasAVX]>;
|
2011-08-24 18:48:33 +00:00
|
|
|
}
|
2011-10-09 07:31:39 +00:00
|
|
|
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
// Half precision conversion instructions
|
2011-11-06 06:12:20 +00:00
|
|
|
//===----------------------------------------------------------------------===//
|
2011-11-04 06:59:49 +00:00
|
|
|
multiclass f16c_ph2ps<RegisterClass RC, X86MemOperand x86memop, Intrinsic Int> {
|
2011-10-11 07:01:37 +00:00
|
|
|
let Predicates = [HasAVX, HasF16C] in {
|
2011-11-04 06:59:49 +00:00
|
|
|
def rr : I<0x13, MRMSrcReg, (outs RC:$dst), (ins VR128:$src),
|
|
|
|
"vcvtph2ps\t{$src, $dst|$dst, $src}",
|
|
|
|
[(set RC:$dst, (Int VR128:$src))]>,
|
|
|
|
T8, OpSize, VEX;
|
|
|
|
let neverHasSideEffects = 1, mayLoad = 1 in
|
|
|
|
def rm : I<0x13, MRMSrcMem, (outs RC:$dst), (ins x86memop:$src),
|
|
|
|
"vcvtph2ps\t{$src, $dst|$dst, $src}", []>, T8, OpSize, VEX;
|
2011-10-09 07:31:39 +00:00
|
|
|
}
|
2011-11-04 06:59:49 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
multiclass f16c_ps2ph<RegisterClass RC, X86MemOperand x86memop, Intrinsic Int> {
|
|
|
|
let Predicates = [HasAVX, HasF16C] in {
|
|
|
|
def rr : Ii8<0x1D, MRMDestReg, (outs VR128:$dst),
|
|
|
|
(ins RC:$src1, i32i8imm:$src2),
|
|
|
|
"vcvtps2ph\t{$src2, $src1, $dst|$dst, $src1, $src2}",
|
|
|
|
[(set VR128:$dst, (Int RC:$src1, imm:$src2))]>,
|
|
|
|
TA, OpSize, VEX;
|
|
|
|
let neverHasSideEffects = 1, mayLoad = 1 in
|
|
|
|
def mr : Ii8<0x1D, MRMDestMem, (outs x86memop:$dst),
|
|
|
|
(ins RC:$src1, i32i8imm:$src2),
|
|
|
|
"vcvtps2ph\t{$src2, $src1, $dst|$dst, $src1, $src2}", []>,
|
|
|
|
TA, OpSize, VEX;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
defm VCVTPH2PS : f16c_ph2ps<VR128, f64mem, int_x86_vcvtph2ps_128>;
|
|
|
|
defm VCVTPH2PSY : f16c_ph2ps<VR256, f128mem, int_x86_vcvtph2ps_256>;
|
|
|
|
defm VCVTPS2PH : f16c_ps2ph<VR128, f64mem, int_x86_vcvtps2ph_128>;
|
|
|
|
defm VCVTPS2PHY : f16c_ps2ph<VR256, f128mem, int_x86_vcvtps2ph_256>;
|
2011-11-06 06:12:20 +00:00
|
|
|
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
// AVX2 Instructions
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
2011-11-06 23:04:08 +00:00
|
|
|
/// AVX2_binop_rmi_int - AVX2 binary operator with 8-bit immediate
|
|
|
|
multiclass AVX2_binop_rmi_int<bits<8> opc, string OpcodeStr,
|
2011-11-06 06:12:20 +00:00
|
|
|
Intrinsic IntId, RegisterClass RC, PatFrag memop_frag,
|
|
|
|
X86MemOperand x86memop> {
|
|
|
|
let isCommutable = 1 in
|
2011-11-06 23:04:08 +00:00
|
|
|
def rri : AVX2AIi8<opc, MRMSrcReg, (outs RC:$dst),
|
2011-11-06 06:12:20 +00:00
|
|
|
(ins RC:$src1, RC:$src2, u32u8imm:$src3),
|
|
|
|
!strconcat(OpcodeStr,
|
|
|
|
"\t{$src3, $src2, $src1, $dst|$dst, $src1, $src2, $src3}"),
|
|
|
|
[(set RC:$dst, (IntId RC:$src1, RC:$src2, imm:$src3))]>,
|
|
|
|
VEX_4V;
|
2011-11-06 23:04:08 +00:00
|
|
|
def rmi : AVX2AIi8<opc, MRMSrcMem, (outs RC:$dst),
|
2011-11-06 06:12:20 +00:00
|
|
|
(ins RC:$src1, x86memop:$src2, u32u8imm:$src3),
|
|
|
|
!strconcat(OpcodeStr,
|
|
|
|
"\t{$src3, $src2, $src1, $dst|$dst, $src1, $src2, $src3}"),
|
|
|
|
[(set RC:$dst,
|
|
|
|
(IntId RC:$src1,
|
|
|
|
(bitconvert (memop_frag addr:$src2)), imm:$src3))]>,
|
|
|
|
VEX_4V;
|
|
|
|
}
|
|
|
|
|
|
|
|
let isCommutable = 0 in {
|
2011-11-06 23:04:08 +00:00
|
|
|
defm VPBLENDD : AVX2_binop_rmi_int<0x02, "vpblendd", int_x86_avx2_pblendd_128,
|
2011-12-07 08:30:53 +00:00
|
|
|
VR128, memopv2i64, i128mem>;
|
2011-11-06 23:04:08 +00:00
|
|
|
defm VPBLENDDY : AVX2_binop_rmi_int<0x02, "vpblendd", int_x86_avx2_pblendd_256,
|
2011-12-07 08:30:53 +00:00
|
|
|
VR256, memopv4i64, i256mem>;
|
2011-11-06 06:12:20 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
// VPBROADCAST - Load from memory and broadcast to all elements of the
|
|
|
|
// destination operand
|
|
|
|
//
|
|
|
|
multiclass avx2_broadcast<bits<8> opc, string OpcodeStr,
|
|
|
|
X86MemOperand x86memop, PatFrag ld_frag,
|
|
|
|
Intrinsic Int128, Intrinsic Int256> {
|
|
|
|
def rr : AVX28I<opc, MRMSrcReg, (outs VR128:$dst), (ins VR128:$src),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src, $dst|$dst, $src}"),
|
|
|
|
[(set VR128:$dst, (Int128 VR128:$src))]>, VEX;
|
|
|
|
def rm : AVX28I<opc, MRMSrcMem, (outs VR128:$dst), (ins x86memop:$src),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src, $dst|$dst, $src}"),
|
|
|
|
[(set VR128:$dst,
|
|
|
|
(Int128 (scalar_to_vector (ld_frag addr:$src))))]>, VEX;
|
|
|
|
def Yrr : AVX28I<opc, MRMSrcReg, (outs VR256:$dst), (ins VR128:$src),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src, $dst|$dst, $src}"),
|
|
|
|
[(set VR256:$dst, (Int256 VR128:$src))]>, VEX;
|
|
|
|
def Yrm : AVX28I<opc, MRMSrcMem, (outs VR256:$dst), (ins x86memop:$src),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src, $dst|$dst, $src}"),
|
|
|
|
[(set VR256:$dst,
|
|
|
|
(Int256 (scalar_to_vector (ld_frag addr:$src))))]>, VEX;
|
|
|
|
}
|
|
|
|
|
|
|
|
defm VPBROADCASTB : avx2_broadcast<0x78, "vpbroadcastb", i8mem, loadi8,
|
|
|
|
int_x86_avx2_pbroadcastb_128,
|
|
|
|
int_x86_avx2_pbroadcastb_256>;
|
|
|
|
defm VPBROADCASTW : avx2_broadcast<0x79, "vpbroadcastw", i16mem, loadi16,
|
|
|
|
int_x86_avx2_pbroadcastw_128,
|
|
|
|
int_x86_avx2_pbroadcastw_256>;
|
|
|
|
defm VPBROADCASTD : avx2_broadcast<0x58, "vpbroadcastd", i32mem, loadi32,
|
|
|
|
int_x86_avx2_pbroadcastd_128,
|
|
|
|
int_x86_avx2_pbroadcastd_256>;
|
|
|
|
defm VPBROADCASTQ : avx2_broadcast<0x59, "vpbroadcastq", i64mem, loadi64,
|
|
|
|
int_x86_avx2_pbroadcastq_128,
|
|
|
|
int_x86_avx2_pbroadcastq_256>;
|
2011-11-06 23:04:08 +00:00
|
|
|
|
2011-11-18 02:49:55 +00:00
|
|
|
let Predicates = [HasAVX2] in {
|
|
|
|
def : Pat<(v16i8 (X86VBroadcast (loadi8 addr:$src))),
|
|
|
|
(VPBROADCASTBrm addr:$src)>;
|
|
|
|
def : Pat<(v32i8 (X86VBroadcast (loadi8 addr:$src))),
|
|
|
|
(VPBROADCASTBYrm addr:$src)>;
|
|
|
|
def : Pat<(v8i16 (X86VBroadcast (loadi16 addr:$src))),
|
|
|
|
(VPBROADCASTWrm addr:$src)>;
|
|
|
|
def : Pat<(v16i16 (X86VBroadcast (loadi16 addr:$src))),
|
|
|
|
(VPBROADCASTWYrm addr:$src)>;
|
|
|
|
def : Pat<(v4i32 (X86VBroadcast (loadi32 addr:$src))),
|
|
|
|
(VPBROADCASTDrm addr:$src)>;
|
|
|
|
def : Pat<(v8i32 (X86VBroadcast (loadi32 addr:$src))),
|
|
|
|
(VPBROADCASTDYrm addr:$src)>;
|
|
|
|
def : Pat<(v2i64 (X86VBroadcast (loadi64 addr:$src))),
|
|
|
|
(VPBROADCASTQrm addr:$src)>;
|
|
|
|
def : Pat<(v4i64 (X86VBroadcast (loadi64 addr:$src))),
|
|
|
|
(VPBROADCASTQYrm addr:$src)>;
|
|
|
|
}
|
|
|
|
|
|
|
|
// AVX1 broadcast patterns
|
2012-01-09 08:34:00 +00:00
|
|
|
let Predicates = [HasAVX] in {
|
2011-11-18 02:49:55 +00:00
|
|
|
def : Pat<(v8i32 (X86VBroadcast (loadi32 addr:$src))),
|
|
|
|
(VBROADCASTSSYrm addr:$src)>;
|
|
|
|
def : Pat<(v4i64 (X86VBroadcast (loadi64 addr:$src))),
|
|
|
|
(VBROADCASTSDrm addr:$src)>;
|
|
|
|
def : Pat<(v8f32 (X86VBroadcast (loadf32 addr:$src))),
|
|
|
|
(VBROADCASTSSYrm addr:$src)>;
|
|
|
|
def : Pat<(v4f64 (X86VBroadcast (loadf64 addr:$src))),
|
|
|
|
(VBROADCASTSDrm addr:$src)>;
|
|
|
|
|
|
|
|
def : Pat<(v4f32 (X86VBroadcast (loadf32 addr:$src))),
|
|
|
|
(VBROADCASTSSrm addr:$src)>;
|
|
|
|
def : Pat<(v4i32 (X86VBroadcast (loadi32 addr:$src))),
|
|
|
|
(VBROADCASTSSrm addr:$src)>;
|
2012-01-09 08:34:00 +00:00
|
|
|
}
|
2011-11-18 02:49:55 +00:00
|
|
|
|
2011-11-06 23:04:08 +00:00
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
// VPERM - Permute instructions
|
|
|
|
//
|
|
|
|
|
|
|
|
multiclass avx2_perm<bits<8> opc, string OpcodeStr, PatFrag mem_frag,
|
|
|
|
Intrinsic Int> {
|
|
|
|
def Yrr : AVX28I<opc, MRMSrcReg, (outs VR256:$dst),
|
|
|
|
(ins VR256:$src1, VR256:$src2),
|
|
|
|
!strconcat(OpcodeStr,
|
|
|
|
"\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
|
|
|
|
[(set VR256:$dst, (Int VR256:$src1, VR256:$src2))]>, VEX_4V;
|
|
|
|
def Yrm : AVX28I<opc, MRMSrcMem, (outs VR256:$dst),
|
|
|
|
(ins VR256:$src1, i256mem:$src2),
|
|
|
|
!strconcat(OpcodeStr,
|
|
|
|
"\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
|
2011-12-06 09:04:59 +00:00
|
|
|
[(set VR256:$dst, (Int VR256:$src1,
|
|
|
|
(bitconvert (mem_frag addr:$src2))))]>,
|
2011-11-06 23:04:08 +00:00
|
|
|
VEX_4V;
|
|
|
|
}
|
|
|
|
|
2011-12-06 09:04:59 +00:00
|
|
|
defm VPERMD : avx2_perm<0x36, "vpermd", memopv4i64, int_x86_avx2_permd>;
|
2011-11-16 07:30:46 +00:00
|
|
|
let ExeDomain = SSEPackedSingle in
|
2011-11-06 23:04:08 +00:00
|
|
|
defm VPERMPS : avx2_perm<0x16, "vpermps", memopv8f32, int_x86_avx2_permps>;
|
|
|
|
|
|
|
|
multiclass avx2_perm_imm<bits<8> opc, string OpcodeStr, PatFrag mem_frag,
|
|
|
|
Intrinsic Int> {
|
|
|
|
def Yrr : AVX2AIi8<opc, MRMSrcReg, (outs VR256:$dst),
|
|
|
|
(ins VR256:$src1, i8imm:$src2),
|
|
|
|
!strconcat(OpcodeStr,
|
|
|
|
"\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
|
|
|
|
[(set VR256:$dst, (Int VR256:$src1, imm:$src2))]>, VEX;
|
|
|
|
def Yrm : AVX2AIi8<opc, MRMSrcMem, (outs VR256:$dst),
|
|
|
|
(ins i256mem:$src1, i8imm:$src2),
|
|
|
|
!strconcat(OpcodeStr,
|
|
|
|
"\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
|
|
|
|
[(set VR256:$dst, (Int (mem_frag addr:$src1), imm:$src2))]>,
|
|
|
|
VEX;
|
|
|
|
}
|
|
|
|
|
|
|
|
defm VPERMQ : avx2_perm_imm<0x00, "vpermq", memopv4i64, int_x86_avx2_permq>,
|
|
|
|
VEX_W;
|
2011-11-16 07:30:46 +00:00
|
|
|
let ExeDomain = SSEPackedDouble in
|
2011-11-06 23:04:08 +00:00
|
|
|
defm VPERMPD : avx2_perm_imm<0x01, "vpermpd", memopv4f64, int_x86_avx2_permpd>,
|
|
|
|
VEX_W;
|
|
|
|
|
|
|
|
//===----------------------------------------------------------------------===//
|
2011-11-28 10:14:51 +00:00
|
|
|
// VPERM2I128 - Permute Floating-Point Values in 128-bit chunks
|
2011-11-06 23:04:08 +00:00
|
|
|
//
|
2011-11-07 02:00:04 +00:00
|
|
|
def VPERM2I128rr : AVX2AIi8<0x46, MRMSrcReg, (outs VR256:$dst),
|
2011-11-06 23:04:08 +00:00
|
|
|
(ins VR256:$src1, VR256:$src2, i8imm:$src3),
|
|
|
|
"vperm2i128\t{$src3, $src2, $src1, $dst|$dst, $src1, $src2, $src3}",
|
|
|
|
[(set VR256:$dst,
|
|
|
|
(int_x86_avx2_vperm2i128 VR256:$src1, VR256:$src2, imm:$src3))]>,
|
|
|
|
VEX_4V;
|
2011-11-07 02:00:04 +00:00
|
|
|
def VPERM2I128rm : AVX2AIi8<0x46, MRMSrcMem, (outs VR256:$dst),
|
2011-11-06 23:04:08 +00:00
|
|
|
(ins VR256:$src1, f256mem:$src2, i8imm:$src3),
|
|
|
|
"vperm2i128\t{$src3, $src2, $src1, $dst|$dst, $src1, $src2, $src3}",
|
|
|
|
[(set VR256:$dst,
|
|
|
|
(int_x86_avx2_vperm2i128 VR256:$src1, (memopv4i64 addr:$src2),
|
|
|
|
imm:$src3))]>,
|
|
|
|
VEX_4V;
|
2011-11-07 02:00:04 +00:00
|
|
|
|
2011-11-28 10:14:51 +00:00
|
|
|
let Predicates = [HasAVX2] in {
|
2011-11-30 07:47:51 +00:00
|
|
|
def : Pat<(v8i32 (X86VPerm2x128 VR256:$src1, VR256:$src2, (i8 imm:$imm))),
|
2011-11-28 10:14:51 +00:00
|
|
|
(VPERM2I128rr VR256:$src1, VR256:$src2, imm:$imm)>;
|
2011-11-30 07:47:51 +00:00
|
|
|
def : Pat<(v4i64 (X86VPerm2x128 VR256:$src1, VR256:$src2, (i8 imm:$imm))),
|
2011-11-28 10:14:51 +00:00
|
|
|
(VPERM2I128rr VR256:$src1, VR256:$src2, imm:$imm)>;
|
2011-11-30 07:47:51 +00:00
|
|
|
def : Pat<(v32i8 (X86VPerm2x128 VR256:$src1, VR256:$src2, (i8 imm:$imm))),
|
2011-11-28 10:14:51 +00:00
|
|
|
(VPERM2I128rr VR256:$src1, VR256:$src2, imm:$imm)>;
|
2011-11-30 07:47:51 +00:00
|
|
|
def : Pat<(v16i16 (X86VPerm2x128 VR256:$src1, VR256:$src2, (i8 imm:$imm))),
|
2011-11-28 10:14:51 +00:00
|
|
|
(VPERM2I128rr VR256:$src1, VR256:$src2, imm:$imm)>;
|
|
|
|
|
2011-11-30 07:47:51 +00:00
|
|
|
def : Pat<(v32i8 (X86VPerm2x128 VR256:$src1, (bc_v32i8 (memopv4i64 addr:$src2)),
|
2011-11-28 10:14:51 +00:00
|
|
|
(i8 imm:$imm))),
|
|
|
|
(VPERM2I128rm VR256:$src1, addr:$src2, imm:$imm)>;
|
2011-11-30 07:47:51 +00:00
|
|
|
def : Pat<(v16i16 (X86VPerm2x128 VR256:$src1,
|
2011-11-28 10:14:51 +00:00
|
|
|
(bc_v16i16 (memopv4i64 addr:$src2)), (i8 imm:$imm))),
|
|
|
|
(VPERM2I128rm VR256:$src1, addr:$src2, imm:$imm)>;
|
2011-11-30 07:47:51 +00:00
|
|
|
def : Pat<(v8i32 (X86VPerm2x128 VR256:$src1, (bc_v8i32 (memopv4i64 addr:$src2)),
|
2011-11-28 10:14:51 +00:00
|
|
|
(i8 imm:$imm))),
|
|
|
|
(VPERM2I128rm VR256:$src1, addr:$src2, imm:$imm)>;
|
2011-11-30 07:47:51 +00:00
|
|
|
def : Pat<(v4i64 (X86VPerm2x128 VR256:$src1, (memopv4i64 addr:$src2),
|
2011-11-28 10:14:51 +00:00
|
|
|
(i8 imm:$imm))),
|
|
|
|
(VPERM2I128rm VR256:$src1, addr:$src2, imm:$imm)>;
|
|
|
|
}
|
|
|
|
|
2011-11-30 07:47:51 +00:00
|
|
|
// AVX1 patterns
|
2012-01-09 08:34:00 +00:00
|
|
|
let Predicates = [HasAVX] in {
|
2011-11-30 07:47:51 +00:00
|
|
|
def : Pat<(v8f32 (X86VPerm2x128 VR256:$src1, VR256:$src2, (i8 imm:$imm))),
|
|
|
|
(VPERM2F128rr VR256:$src1, VR256:$src2, imm:$imm)>;
|
|
|
|
def : Pat<(v8i32 (X86VPerm2x128 VR256:$src1, VR256:$src2, (i8 imm:$imm))),
|
|
|
|
(VPERM2F128rr VR256:$src1, VR256:$src2, imm:$imm)>;
|
|
|
|
def : Pat<(v4i64 (X86VPerm2x128 VR256:$src1, VR256:$src2, (i8 imm:$imm))),
|
|
|
|
(VPERM2F128rr VR256:$src1, VR256:$src2, imm:$imm)>;
|
|
|
|
def : Pat<(v4f64 (X86VPerm2x128 VR256:$src1, VR256:$src2, (i8 imm:$imm))),
|
|
|
|
(VPERM2F128rr VR256:$src1, VR256:$src2, imm:$imm)>;
|
|
|
|
def : Pat<(v32i8 (X86VPerm2x128 VR256:$src1, VR256:$src2, (i8 imm:$imm))),
|
|
|
|
(VPERM2F128rr VR256:$src1, VR256:$src2, imm:$imm)>;
|
|
|
|
def : Pat<(v16i16 (X86VPerm2x128 VR256:$src1, VR256:$src2, (i8 imm:$imm))),
|
|
|
|
(VPERM2F128rr VR256:$src1, VR256:$src2, imm:$imm)>;
|
|
|
|
|
|
|
|
def : Pat<(v8f32 (X86VPerm2x128 VR256:$src1,
|
|
|
|
(memopv8f32 addr:$src2), (i8 imm:$imm))),
|
|
|
|
(VPERM2F128rm VR256:$src1, addr:$src2, imm:$imm)>;
|
|
|
|
def : Pat<(v8i32 (X86VPerm2x128 VR256:$src1,
|
|
|
|
(bc_v8i32 (memopv4i64 addr:$src2)), (i8 imm:$imm))),
|
|
|
|
(VPERM2F128rm VR256:$src1, addr:$src2, imm:$imm)>;
|
|
|
|
def : Pat<(v4i64 (X86VPerm2x128 VR256:$src1,
|
|
|
|
(memopv4i64 addr:$src2), (i8 imm:$imm))),
|
|
|
|
(VPERM2F128rm VR256:$src1, addr:$src2, imm:$imm)>;
|
|
|
|
def : Pat<(v4f64 (X86VPerm2x128 VR256:$src1,
|
|
|
|
(memopv4f64 addr:$src2), (i8 imm:$imm))),
|
|
|
|
(VPERM2F128rm VR256:$src1, addr:$src2, imm:$imm)>;
|
|
|
|
def : Pat<(v32i8 (X86VPerm2x128 VR256:$src1,
|
|
|
|
(bc_v32i8 (memopv4i64 addr:$src2)), (i8 imm:$imm))),
|
|
|
|
(VPERM2F128rm VR256:$src1, addr:$src2, imm:$imm)>;
|
|
|
|
def : Pat<(v16i16 (X86VPerm2x128 VR256:$src1,
|
|
|
|
(bc_v16i16 (memopv4i64 addr:$src2)), (i8 imm:$imm))),
|
|
|
|
(VPERM2F128rm VR256:$src1, addr:$src2, imm:$imm)>;
|
2012-01-09 08:34:00 +00:00
|
|
|
}
|
2011-11-30 07:47:51 +00:00
|
|
|
|
|
|
|
|
2011-11-07 02:00:04 +00:00
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
// VINSERTI128 - Insert packed integer values
|
|
|
|
//
|
|
|
|
def VINSERTI128rr : AVX2AIi8<0x38, MRMSrcReg, (outs VR256:$dst),
|
|
|
|
(ins VR256:$src1, VR128:$src2, i8imm:$src3),
|
|
|
|
"vinserti128\t{$src3, $src2, $src1, $dst|$dst, $src1, $src2, $src3}",
|
|
|
|
[(set VR256:$dst,
|
|
|
|
(int_x86_avx2_vinserti128 VR256:$src1, VR128:$src2, imm:$src3))]>,
|
|
|
|
VEX_4V;
|
|
|
|
def VINSERTI128rm : AVX2AIi8<0x38, MRMSrcMem, (outs VR256:$dst),
|
|
|
|
(ins VR256:$src1, i128mem:$src2, i8imm:$src3),
|
|
|
|
"vinserti128\t{$src3, $src2, $src1, $dst|$dst, $src1, $src2, $src3}",
|
|
|
|
[(set VR256:$dst,
|
|
|
|
(int_x86_avx2_vinserti128 VR256:$src1, (memopv2i64 addr:$src2),
|
|
|
|
imm:$src3))]>, VEX_4V;
|
|
|
|
|
2011-11-30 06:25:25 +00:00
|
|
|
let Predicates = [HasAVX2] in {
|
|
|
|
def : Pat<(vinsertf128_insert:$ins (v4i64 VR256:$src1), (v2i64 VR128:$src2),
|
|
|
|
(i32 imm)),
|
|
|
|
(VINSERTI128rr VR256:$src1, VR128:$src2,
|
|
|
|
(INSERT_get_vinsertf128_imm VR256:$ins))>;
|
|
|
|
def : Pat<(vinsertf128_insert:$ins (v8i32 VR256:$src1), (v4i32 VR128:$src2),
|
|
|
|
(i32 imm)),
|
|
|
|
(VINSERTI128rr VR256:$src1, VR128:$src2,
|
|
|
|
(INSERT_get_vinsertf128_imm VR256:$ins))>;
|
|
|
|
def : Pat<(vinsertf128_insert:$ins (v32i8 VR256:$src1), (v16i8 VR128:$src2),
|
|
|
|
(i32 imm)),
|
|
|
|
(VINSERTI128rr VR256:$src1, VR128:$src2,
|
|
|
|
(INSERT_get_vinsertf128_imm VR256:$ins))>;
|
|
|
|
def : Pat<(vinsertf128_insert:$ins (v16i16 VR256:$src1), (v8i16 VR128:$src2),
|
|
|
|
(i32 imm)),
|
|
|
|
(VINSERTI128rr VR256:$src1, VR128:$src2,
|
|
|
|
(INSERT_get_vinsertf128_imm VR256:$ins))>;
|
|
|
|
}
|
|
|
|
|
|
|
|
// AVX1 patterns
|
2012-01-09 08:34:00 +00:00
|
|
|
let Predicates = [HasAVX] in {
|
2011-11-30 06:25:25 +00:00
|
|
|
def : Pat<(vinsertf128_insert:$ins (v8f32 VR256:$src1), (v4f32 VR128:$src2),
|
|
|
|
(i32 imm)),
|
|
|
|
(VINSERTF128rr VR256:$src1, VR128:$src2,
|
|
|
|
(INSERT_get_vinsertf128_imm VR256:$ins))>;
|
|
|
|
def : Pat<(vinsertf128_insert:$ins (v4f64 VR256:$src1), (v2f64 VR128:$src2),
|
|
|
|
(i32 imm)),
|
|
|
|
(VINSERTF128rr VR256:$src1, VR128:$src2,
|
|
|
|
(INSERT_get_vinsertf128_imm VR256:$ins))>;
|
|
|
|
def : Pat<(vinsertf128_insert:$ins (v4i64 VR256:$src1), (v2i64 VR128:$src2),
|
|
|
|
(i32 imm)),
|
|
|
|
(VINSERTF128rr VR256:$src1, VR128:$src2,
|
|
|
|
(INSERT_get_vinsertf128_imm VR256:$ins))>;
|
|
|
|
def : Pat<(vinsertf128_insert:$ins (v8i32 VR256:$src1), (v4i32 VR128:$src2),
|
|
|
|
(i32 imm)),
|
|
|
|
(VINSERTF128rr VR256:$src1, VR128:$src2,
|
|
|
|
(INSERT_get_vinsertf128_imm VR256:$ins))>;
|
|
|
|
def : Pat<(vinsertf128_insert:$ins (v32i8 VR256:$src1), (v16i8 VR128:$src2),
|
|
|
|
(i32 imm)),
|
|
|
|
(VINSERTF128rr VR256:$src1, VR128:$src2,
|
|
|
|
(INSERT_get_vinsertf128_imm VR256:$ins))>;
|
|
|
|
def : Pat<(vinsertf128_insert:$ins (v16i16 VR256:$src1), (v8i16 VR128:$src2),
|
|
|
|
(i32 imm)),
|
|
|
|
(VINSERTF128rr VR256:$src1, VR128:$src2,
|
|
|
|
(INSERT_get_vinsertf128_imm VR256:$ins))>;
|
2012-01-09 08:34:00 +00:00
|
|
|
}
|
2011-11-30 06:25:25 +00:00
|
|
|
|
2011-11-07 02:00:04 +00:00
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
// VEXTRACTI128 - Extract packed integer values
|
|
|
|
//
|
|
|
|
def VEXTRACTI128rr : AVX2AIi8<0x39, MRMDestReg, (outs VR128:$dst),
|
|
|
|
(ins VR256:$src1, i8imm:$src2),
|
|
|
|
"vextracti128\t{$src2, $src1, $dst|$dst, $src1, $src2}",
|
|
|
|
[(set VR128:$dst,
|
|
|
|
(int_x86_avx2_vextracti128 VR256:$src1, imm:$src2))]>,
|
|
|
|
VEX;
|
|
|
|
let neverHasSideEffects = 1, mayStore = 1 in
|
|
|
|
def VEXTRACTI128mr : AVX2AIi8<0x39, MRMDestMem, (outs),
|
|
|
|
(ins i128mem:$dst, VR256:$src1, i8imm:$src2),
|
|
|
|
"vextracti128\t{$src2, $src1, $dst|$dst, $src1, $src2}", []>, VEX;
|
2011-11-07 03:20:35 +00:00
|
|
|
|
2011-11-30 06:25:25 +00:00
|
|
|
let Predicates = [HasAVX2] in {
|
|
|
|
def : Pat<(vextractf128_extract:$ext VR256:$src1, (i32 imm)),
|
|
|
|
(v2i64 (VEXTRACTI128rr
|
|
|
|
(v4i64 VR256:$src1),
|
|
|
|
(EXTRACT_get_vextractf128_imm VR128:$ext)))>;
|
|
|
|
def : Pat<(vextractf128_extract:$ext VR256:$src1, (i32 imm)),
|
|
|
|
(v4i32 (VEXTRACTI128rr
|
|
|
|
(v8i32 VR256:$src1),
|
|
|
|
(EXTRACT_get_vextractf128_imm VR128:$ext)))>;
|
|
|
|
def : Pat<(vextractf128_extract:$ext VR256:$src1, (i32 imm)),
|
|
|
|
(v8i16 (VEXTRACTI128rr
|
|
|
|
(v16i16 VR256:$src1),
|
|
|
|
(EXTRACT_get_vextractf128_imm VR128:$ext)))>;
|
|
|
|
def : Pat<(vextractf128_extract:$ext VR256:$src1, (i32 imm)),
|
|
|
|
(v16i8 (VEXTRACTI128rr
|
|
|
|
(v32i8 VR256:$src1),
|
|
|
|
(EXTRACT_get_vextractf128_imm VR128:$ext)))>;
|
|
|
|
}
|
|
|
|
|
|
|
|
// AVX1 patterns
|
2012-01-09 08:34:00 +00:00
|
|
|
let Predicates = [HasAVX] in {
|
2011-11-30 06:25:25 +00:00
|
|
|
def : Pat<(vextractf128_extract:$ext VR256:$src1, (i32 imm)),
|
|
|
|
(v4f32 (VEXTRACTF128rr
|
|
|
|
(v8f32 VR256:$src1),
|
|
|
|
(EXTRACT_get_vextractf128_imm VR128:$ext)))>;
|
|
|
|
def : Pat<(vextractf128_extract:$ext VR256:$src1, (i32 imm)),
|
|
|
|
(v2f64 (VEXTRACTF128rr
|
|
|
|
(v4f64 VR256:$src1),
|
|
|
|
(EXTRACT_get_vextractf128_imm VR128:$ext)))>;
|
|
|
|
def : Pat<(vextractf128_extract:$ext VR256:$src1, (i32 imm)),
|
|
|
|
(v2i64 (VEXTRACTF128rr
|
|
|
|
(v4i64 VR256:$src1),
|
|
|
|
(EXTRACT_get_vextractf128_imm VR128:$ext)))>;
|
|
|
|
def : Pat<(vextractf128_extract:$ext VR256:$src1, (i32 imm)),
|
|
|
|
(v4i32 (VEXTRACTF128rr
|
|
|
|
(v8i32 VR256:$src1),
|
|
|
|
(EXTRACT_get_vextractf128_imm VR128:$ext)))>;
|
|
|
|
def : Pat<(vextractf128_extract:$ext VR256:$src1, (i32 imm)),
|
|
|
|
(v8i16 (VEXTRACTF128rr
|
|
|
|
(v16i16 VR256:$src1),
|
|
|
|
(EXTRACT_get_vextractf128_imm VR128:$ext)))>;
|
|
|
|
def : Pat<(vextractf128_extract:$ext VR256:$src1, (i32 imm)),
|
|
|
|
(v16i8 (VEXTRACTF128rr
|
|
|
|
(v32i8 VR256:$src1),
|
|
|
|
(EXTRACT_get_vextractf128_imm VR128:$ext)))>;
|
2012-01-09 08:34:00 +00:00
|
|
|
}
|
2011-11-30 06:25:25 +00:00
|
|
|
|
2011-11-07 03:20:35 +00:00
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
// VPMASKMOV - Conditional SIMD Integer Packed Loads and Stores
|
|
|
|
//
|
|
|
|
multiclass avx2_pmovmask<string OpcodeStr,
|
|
|
|
Intrinsic IntLd128, Intrinsic IntLd256,
|
2011-11-19 04:49:22 +00:00
|
|
|
Intrinsic IntSt128, Intrinsic IntSt256> {
|
2011-11-07 03:20:35 +00:00
|
|
|
def rm : AVX28I<0x8c, MRMSrcMem, (outs VR128:$dst),
|
|
|
|
(ins VR128:$src1, i128mem:$src2),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
|
|
|
|
[(set VR128:$dst, (IntLd128 addr:$src2, VR128:$src1))]>, VEX_4V;
|
|
|
|
def Yrm : AVX28I<0x8c, MRMSrcMem, (outs VR256:$dst),
|
|
|
|
(ins VR256:$src1, i256mem:$src2),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
|
|
|
|
[(set VR256:$dst, (IntLd256 addr:$src2, VR256:$src1))]>, VEX_4V;
|
|
|
|
def mr : AVX28I<0x8e, MRMDestMem, (outs),
|
|
|
|
(ins i128mem:$dst, VR128:$src1, VR128:$src2),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
|
|
|
|
[(IntSt128 addr:$dst, VR128:$src1, VR128:$src2)]>, VEX_4V;
|
|
|
|
def Ymr : AVX28I<0x8e, MRMDestMem, (outs),
|
|
|
|
(ins i256mem:$dst, VR256:$src1, VR256:$src2),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
|
|
|
|
[(IntSt256 addr:$dst, VR256:$src1, VR256:$src2)]>, VEX_4V;
|
|
|
|
}
|
|
|
|
|
|
|
|
defm VPMASKMOVD : avx2_pmovmask<"vpmaskmovd",
|
|
|
|
int_x86_avx2_maskload_d,
|
|
|
|
int_x86_avx2_maskload_d_256,
|
|
|
|
int_x86_avx2_maskstore_d,
|
2011-11-19 04:49:22 +00:00
|
|
|
int_x86_avx2_maskstore_d_256>;
|
2011-11-07 03:20:35 +00:00
|
|
|
defm VPMASKMOVQ : avx2_pmovmask<"vpmaskmovq",
|
|
|
|
int_x86_avx2_maskload_q,
|
|
|
|
int_x86_avx2_maskload_q_256,
|
|
|
|
int_x86_avx2_maskstore_q,
|
2011-11-19 04:49:22 +00:00
|
|
|
int_x86_avx2_maskstore_q_256>, VEX_W;
|
2011-11-07 08:26:24 +00:00
|
|
|
|
|
|
|
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
// Variable Bit Shifts
|
|
|
|
//
|
2011-11-19 21:01:54 +00:00
|
|
|
multiclass avx2_var_shift<bits<8> opc, string OpcodeStr, SDNode OpNode,
|
|
|
|
ValueType vt128, ValueType vt256> {
|
2011-11-11 07:39:23 +00:00
|
|
|
def rr : AVX28I<opc, MRMSrcReg, (outs VR128:$dst),
|
|
|
|
(ins VR128:$src1, VR128:$src2),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
|
2011-11-19 17:46:46 +00:00
|
|
|
[(set VR128:$dst,
|
2011-11-19 21:01:54 +00:00
|
|
|
(vt128 (OpNode VR128:$src1, (vt128 VR128:$src2))))]>,
|
2011-11-19 17:46:46 +00:00
|
|
|
VEX_4V;
|
2011-11-11 07:39:23 +00:00
|
|
|
def rm : AVX28I<opc, MRMSrcMem, (outs VR128:$dst),
|
|
|
|
(ins VR128:$src1, i128mem:$src2),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
|
|
|
|
[(set VR128:$dst,
|
2011-11-19 21:01:54 +00:00
|
|
|
(vt128 (OpNode VR128:$src1,
|
|
|
|
(vt128 (bitconvert (memopv2i64 addr:$src2))))))]>,
|
2011-11-11 07:39:23 +00:00
|
|
|
VEX_4V;
|
|
|
|
def Yrr : AVX28I<opc, MRMSrcReg, (outs VR256:$dst),
|
|
|
|
(ins VR256:$src1, VR256:$src2),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
|
2011-11-19 17:46:46 +00:00
|
|
|
[(set VR256:$dst,
|
2011-11-19 21:01:54 +00:00
|
|
|
(vt256 (OpNode VR256:$src1, (vt256 VR256:$src2))))]>,
|
2011-11-19 17:46:46 +00:00
|
|
|
VEX_4V;
|
2011-11-11 07:39:23 +00:00
|
|
|
def Yrm : AVX28I<opc, MRMSrcMem, (outs VR256:$dst),
|
|
|
|
(ins VR256:$src1, i256mem:$src2),
|
|
|
|
!strconcat(OpcodeStr, "\t{$src2, $src1, $dst|$dst, $src1, $src2}"),
|
|
|
|
[(set VR256:$dst,
|
2011-11-19 21:01:54 +00:00
|
|
|
(vt256 (OpNode VR256:$src1,
|
|
|
|
(vt256 (bitconvert (memopv4i64 addr:$src2))))))]>,
|
2011-11-11 07:39:23 +00:00
|
|
|
VEX_4V;
|
2011-11-09 21:22:13 +00:00
|
|
|
}
|
|
|
|
|
2011-11-19 21:01:54 +00:00
|
|
|
defm VPSLLVD : avx2_var_shift<0x47, "vpsllvd", shl, v4i32, v8i32>;
|
|
|
|
defm VPSLLVQ : avx2_var_shift<0x47, "vpsllvq", shl, v2i64, v4i64>, VEX_W;
|
|
|
|
defm VPSRLVD : avx2_var_shift<0x45, "vpsrlvd", srl, v4i32, v8i32>;
|
|
|
|
defm VPSRLVQ : avx2_var_shift<0x45, "vpsrlvq", srl, v2i64, v4i64>, VEX_W;
|
|
|
|
defm VPSRAVD : avx2_var_shift<0x46, "vpsravd", sra, v4i32, v8i32>;
|